

# Design of Low Noise CMOS Differential Amplifier using 180nm Technology

Nanditha S<sup>1</sup>, Janaki S<sup>2</sup>

<sup>1</sup>Department of Electronics and Communication, University Visvesvaraya College of Engineering, Karnataka, India

<sup>2</sup>Department of Electronics and Communication, Sapthagiri College of Engineering, Karnataka, India

\*\*\*

**Abstract** – This article presents the Low Noise CMOS Differential Amplifier design using 180nm technology. The analog circuit design includes favorable sets of restraints at the same time determining the effective design parameters value which in turn develops the performance of a circuit. The circuit with noise presence can affect its working by not providing exact information at the receiver end, therefore proper analysis is needed in achieving a sophisticated or well-functioning circuit. This Low Noise CMOS Differential Amplifier is used because of its properties like low noise figure, high gain and good reverse isolation as well as good stability. This paper presents a design of low noise CMOS differential amplifier with suitable compensatory circuit, along with this MOS transistor length and width is designed, by considering numerous specifications which is necessary for the circuit design. The design of LNA is simulated using Cadence virtuoso tool in 180nm technology and the results are shown by using Spectre simulator. The pre-simulation and post-simulation waveforms are obtained for Transient Analysis, AC Analysis and DC Analysis.

**Key Words:** Low Noise Differential Amplifier, Noise Figure, Cadence, virtuoso, Spectre, Gain.

## 1. INTRODUCTION

The differential amplifier is one of the most effectively and efficiently used circuit in analog and mixed signal circuits. A Low Noise Differential Amplifier is the fundamental element in the Communication system as well as in Data Conversions circuits in terms of design, cost using 180nm Technology. Our project includes different techniques to explore the applications and implement of a low noise amplifier. The multiple properties like high gain, low noise, good matching of input and output and limitless stability are essentially important and that does not depend on each other's favor. Our project mainly focused to suppress the noise [1].

In a developed CMOS technique, the demanding part of design and advancement of the LNA are circuit linearity, decreasing supply voltage, low noise figure and high gain. The simple way to design a Low Noise Amplifier with cascode-stage is to amplify weak and noisy signals. The cascode is a two-stage amplifier that consists of a common-source stage feeding into a common gate stage. It is used to improve the performance of an analog circuit. [7].

Differential amplifier circuit receives only two input signals and amplifies the difference between those two input signals. The circuit mainly consists of NMOS and PMOS transistors where NMOS is used to form differential pair and PMOS is used as a current mirror active load (Compensatory circuit). Application are it amplifies a very low power signal without much reducing its signal to noise ratio and it also improves frequency responses and also helps to increase CMRR which further helps to avoid unwanted signal [3].

## 2. LITERATURE SURVEY

As mentioned in the Literature Survey Paper [1], has proposed a paper which explains the designing of LNA for front end frequency of radio. The design aims for low noise factor and high gain, which is performed in 180NM technology. The result is being simulated by using Spectre RF simulator. For targeted design of low noise amplifier, they have used, three stages which are input and output matching set-up and core amplifier. Input matching necessities are completed using inductor at gate of MOSFET. The designed Low noise amplifier gives a reliable voltage gain of about 28dB, good reverse isolation of -70dB, maintains a good stability and noise figure of 0.7dB.

As mentioned in the Literature Survey Paper [3], has proposed a paper that involves the designing of LNA with compensatory circuit using automated design methodology for minimum circuit area. The paper uses HPSO nature inspired heuristic optimization algorithm that gives acceptable approximate solution within the time. They have used Matlab and Cadence tool where both are connected to bring about the design using 180micrometer technology. The proposed design has better efficiency and takes less time as compared to other HPSO based design method.

As mentioned in the Literature Survey Paper [5], has proposed a paper that deals with the designing of an amplifier array with neural recording which has ultra-power and low noise which is best suited for large scale integration. The design consists of supply sensitive single ended first stage and differential second stage. The design takes up 2.85 microampere per channel from 1v supply. The proposed design is accomplished using 90nm CMOS technology. The design has low input noise of 3.04microvolts.

As mentioned in the Literature Survey Paper [7], presents a paper that analyses low noise amplifier with 45NM technology that focuses on less power consumption and high



Then the schematic capture with optimized length and width is simulated using cadence tool using 180nm technology. If simulation yields expected results, we move on to next step that is layout formation of LNA, else we iterate again from implementation step until we get expected result. If anything goes wrong in layout we iterate the steps from schematic capture, else the layout is given for fabrication to get LNA of desired specification.




Fig -3: VLSI Design Flow Chart

## 6. DESIGNING PROCEDURE

In the design of CMOS circuit, it is significant to identify the suitable relation that connects the design specification to its parameters. The design includes two types of details. The first type is designing of different parameters namely power supply, technology, and the temperature. The other type of information is specifications.

The design specifications for the differential amplifier consists of small-signal gain ( $A_v$ ), frequency response of load capacitance ( $\omega$ -3db), input common-mode range (ICMR) or maximum input common-mode voltage [ $V_{IC(max)}$ ], minimum input common-mode voltage [ $V_{IC(min)}$ ], slew rate (SR) and power dissipation ( $P_{diss}$ ).

- Small signal voltage gain

$$A_V = g_m \cdot R_{out} \quad (1)$$

Where  $g_m$  can be calculated by,

$$g_m = \sqrt{2\mu_n C_{ox} \left(\frac{W}{L}\right) I_{bias}} \quad (2)$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad (3)$$

- Slew rate (SR), Calculation of  $I_5$

$$SR = I_5 / C_L \quad (4)$$

- Frequency response ( $\omega$ -3dB), Calculation of  $R_{out}$

$$\omega\text{-3dB} = 1 / R_{out} \cdot C_L \quad (5)$$

- Upper ICMR ( $V_{IC(max)}$ ), Calculation of  $(W/L)_3$

$$V_{IC(max)} = V_{DD} - V_{SG3} + V_{TN1} \quad (6)$$

$$(W/L)_3 = 2I_5 / K'_P (V_{SG3} + V_{TP}) \quad (7)$$

- Lower ICMR ( $V_{IC(min)}$ ), Calculation of  $(W/L)_5$

$$V_{IC(min)} = V_{SS} - V_{DS5(sat)} + V_{GS1} \quad (8)$$

$$(W/L)_5 = 2I_5 / K'_N V_{DS5(sat)}^2 \quad (9)$$

- Power dissipation ( $P_{diss}$ )

$$P_{diss} = (V_{DD} + |V_{SS}|) \cdot (I_5) \quad (10)$$

- The design procedure involves the assumption of small signal voltage gain  $A_v$ , the -3dB frequency ( $\omega$ -3dB), lower common mode voltage [ $V_{IC(min)}$ ], upper common mode voltage [ $V_{IC(max)}$ ], Slew Rate (SR), power dissipation ( $P_{diss}$ ) are given.

- Select  $I_5$  that satisfy the slew rate with the known values of  $C_L$  or  $P_{diss}$ .

- Frequency response can be calculated using  $R_{out}$ , if it is not satisfied then check for  $I_5$  or modify the topology.

- Select  $(W/L)_3$  and  $(W/L)_4$  ratio which satisfies upper ICMR.

- Select  $(W/L)_1$  and  $(W/L)_2$  ratio which satisfies small signal voltage gain  $A_v$ .

- Select  $(W/L)_5$  ratio to satisfy lower ICMR.

- Repeat the step anywhere that is essential to meet requirement.

## 7. SIMULATION AND ANALYSIS

There are three types of analysis done basically to know the performance of the circuit. They are:

- Transient Analysis

- DC Analysis

➤ AC Analysis

This analysis is the most fundamentals of device and circuit analysis. While designing of an analog circuit, checking bias condition that is DC analysis is important. This tells what would happen when circuit is turned on and no signal is applied to it. AC analysis is done basically to figure out the circuit frequency response. It helps to analyze the circuit when AC signal is applied to its input. Then transient analysis is used to identify the circuit behavior under non-well-behaved signals.

## 8. APPLICATIONS

- Used in RF Receiver.
- Wireless Communication System.
- Biomedical Applications.
- Used in automatic gain-controlled circuit.

## 9. ADVANTAGES

- Improves frequency responses.
- It amplifies a very low power signal without much reducing its SNR.
- Helps to increase CMRR which further helps to avoid unwanted signal.

## 10. CONCLUSIONS

Low Noise Differential Amplifier has been developed for the required Signal to Noise ratio with desired Noise Figure, and high Gain with a low power consumption of about 1.8-2.8V is applied. The design of LNA is analyzed and simulated using Cadence 180nm CMOS Technology successfully with the desired specifications. It can be used for different applications to obtain low noise at their output.

## REFERENCES

- [1] Mahesh, Hari Kishore, Srinivas Bhukya, Babu Gundlapally and Prashanth Chittireddy, "Differential CMOS Low Noise Amplifier Design for Wireless Receivers", IJRTE, November 2019.
- [2] I.M. Filanovsky, J.K. Järvenhaara, and N.T. Tchamov, "On Design of Low-Voltage CMOS Current Amplifiers", IEEE, 2014.
- [3] Chabungbam Lison Singh, Ashim Jyoti Gogoi, Chabungbam Anandini and K. L. Baishnab, "Low-Noise CMOS Differential-amplifier design using Automated-design methodology", Devices for Integrated Circuit (DevIC), 23-24 March, 2017, Kalyani, India.
- [4] M. I. Idris, n. Yusop, S. A. M. Chachuli, M.M. Ismail, Faiz Arith and N. Shafie, "Design and analysis of Low Noise Amplifier using Cadence", Journal of Theoretical and Applied Information Technology (JTAIT), Malaysia, 10th November, 2014.
- [5] Tan Yang and Jeremy Holleman, "An Ultralow-Power Low-Noise CMOS Biopotential Amplifier for Neural Recording", IEEE Transactions on Circuits and Systems—II: Express Briefs, Vol. 62, No. 10, October 2015.
- [6] Neha Rani and Suraj Sharma, "Design of CMOS LNA for Radio Receiver using the Cadence Simulation Tool", MIT International Journal of Electronics and Communication Engineering, Vol. 3, No. 2, August 2013.
- [7] Ashwitha A, Kudva N and Praveen Kumar Konda, "Analysis of Low Noise Amplifier using 45nm CMOS Technology", International Research Journal of Engineering and Technology (IRJET), Volume: 06 Issue: 07, July 2019.
- [8] Rakshitha M, Rakshitha Urs S and Shreyas R, "Two Stage CMOS Operational Amplifier Using Cadence 180nm Technology", IJRSET, January 2020.
- [9] Soumen Pal, Pinkey Ghosh and Pranab Hazra, "Design of Switched Capacitor Amplifier for sampled output using 180nm CMOS Technology", IJETAE, January 2016.
- [10] Jayanti Kumawat and Poonam Pathak, "A CMOS Based Balanced Differential Amplifier with MOS Loads", IJR, November 2016.
- [11] Anuj Singh Yadav and D.K.Mishra, "A High CMRR-CMOS Instrumentation Amplifier Intended for Bioimpedance Imaging", IJRSET, July 2016.
- [12] Snehal Bharadi and K.U.Aade, "A Review on Low Noise Amplifier IJRSET, July 2015.
- [13] K.Sakthidasan and Purushothaman, "Adaptive Enhancement of Low Noise Amplifier Using Cadence Virtuoso Tool", IEEE, 2017.
- [14] Douglas Pucknell and Kamran Eshraghian, "Basic VLSI Design", the University of Michigan, Prentice hall, 1994 (Digitized 11 Dec 2007).
- [15] B. Razavi, "Design of Analog CMOS Integrated Circuits" McGraw Hill Education (India) Private Limited, 2013.
- [16] Philip E. Allen, Douglas R. Holberg, "CMOS ANALOG CIRCUIT DESIGN", Oxford University Press, 2014.