

Implementation of Universal Reversible Logic Gate using Mentor Graphics Tools

K.Venkateswarlu¹, S.Soujanya²

¹Asst.Professor, Dept. of ECE, Mahaveer Institute of Science & Technology, Bandlaguda, Telangana, India.

²Asst. Professor, Dept. of ECE, Mahaveer Institute of Science & Technology, Bandlaguda, Telangana, India.

Abstract - : Reversible logic is becoming one of the best effective emerging design technology having its application in low power CMOS, quantum computing, cryptography and nano technology [1]. Conventional circuits are irreversible in nature and dissipates power for each bit loss in circuit [2]. It can be reduced by inverse property of reversible logic gates, all the input vectors can be retrieved from output vectors [3]. Reversible logic gives zero amount of heat dissipation [5]. Reversible computation plays a crucial role in low power circuit design and efficient energy recycling [4]. This paper proposes a reversible design of 4x4 URL (Universal Reversible logic) gate implemented using mentor graphics tool with 130nm technology, operated at threshold voltage of 1V. Here we calculated the power dissipation and delay for URL gate. This gate includes XOR, NAND, and NOR logical operations, employed in applications like ATPG, fault detection, BIST, Various logic circuit implementations etc.

Key Words: Reversible logic gates, power dissipation, ATPG, fault detection.

1. INTRODUCTION

In modern VLSI design, power dissipation is the critical limiting factor for more complex circuits. According to the Landauer's principle, every conventional combinational circuits dissipates $KT \ln 2$ Joules of energy for one bit loss of data, where K is Boltzmann's constant and T is absolute temperature [1]. R. Landauer's presented high technique circuitries and systems formulated through irreversible hardware will result in dissipation of energy because of loss of data [9]. Reversible logic has received great attention in the recent years due to their ability to scale back the power dissipation which is the main requirement in low power VLSI design [6]. Reversible logic circuits have theoretically zero internal power dissipation as they do not lose information [2]. The circuit operates in a backward direction, allows reproducing the inputs from the outputs and consume zero power [1]. It realizes the network cascade of given reversible gates and ensure that cost is low, where fan out and feedback are not permitted [7].

A reversible gate is an n-bit function that maps each possible input vector to a unique output vector [1]. According to Bennett no energy would dissipate from a system if it might be ready to return to its initial state from its final state [3]. The important challenges of designing reversible circuits are to lower the number of gates, garbage outputs,

delay and quantum cost. Any reversible circuit should be designed with minimum number of reversible logic gates. They provide cost effective solution to the exponentially increasing needs of industrial electronics. A basic structure of reversible gate is shown in Fig 1.




Fig 1: Basic structure of reversible Logic gate

Characteristics:

1. A reversible gate must have equal number of input and output vectors i.e., $2 \times 2, 3 \times 3, \dots, n \times n$.
2. For every input pattern, there must be a unique output pattern.
3. Each output must be used once.
4. Loops and feedbacks are forbid in reversible designing.

2. REVERSIBLE LOGIC GATES

A reversible gate is a memory-less logic element that realizes an injective logic function. Here we investigate basic properties of reversible logic gates and circuits, which are needed in the further discussion. Reducing the whole amount of garbage signals is an crucial problem in designing reversible logic circuits [8]. According to reversible networks no fan out and no feedback constraint condition and limitation, reversible logic synthesis is to use reversible logic gate given to implement the relevant reversible logic network meanwhile make the price as low as possible. Reversible logic gate cascade is one of the key issue of the reversible logic synthesis [10].

Constant input: This refer to the input, which is maintained as constant at either 0 or 1 so as to achieve appropriate logic function [1].

Garbage output: The output of the gate, which is not given as an input of another gate is referred as garbage output. For better performance, number of garbage outputs must be minimum [1].

Quantum cost: This refers to the cost of the circuit in terms of cost of primitive gates i.e., the quantity of primitive gates like 1x1 and 2x2 required for the realization of a reversible gate/circuits[1].

Some of the most popular reversible logic gates which are implemented previously are Fredkin gate, Feynman gate, Peres gate, Toffoli gate, TR gate.

3. UNIVERSAL REVERSIBLE LOGIC GATE

URL gate is a 4X4 reversible logic gate shown in Fig 2. The input vectors are I(A,B,C,D) and output vectors are Q(P,Q,R,S). The outputs are defined as $P=A$, $Q=A \oplus B$, $R=(BC)'$, $S=(C+D)'$.




Fig 2: URL gate includes NAND, NOR, XOR gates.




Fig 2(a): CMOS realization of URL gate




Fig 2(b): Symbol representation of URL gate

SIMULATION RESULTS:

Here the URL reversible gate are simulated by using mentor graphics tool with 130nm technology, operated at threshold voltage of 1V. We computed the parameters like total power dissipation, delay for the logical operations.




Fig 2(c): simulation results of URL gate

Table-1: Simulation Result Observation

S.No.	Reversible gate	Power dissipation	Delay
1.	URL gate	5.2076 NWATTS	P=A=28.831NS Q=28.831 NS R=35.894 NS S=31.056 NS

4. APPLICATIONS:

Reversible computing may have applications in computer security and transactions processing, but the most future benefits will be felt very well in those areas which require high energy efficiency, speed and performance, it includes areas like:

- Low power CMOS.
- Quantum computing.
- Nano technology.
- Optical computing.
- Built in self-test.
- ATPG.

5. CONCLUSION

The reversible circuits form the fundamental building blocks of quantum computers. This paper presents the primitive reversible gate which is implemented with CMOS realization using Mentor Graphics 130nm Technology and helps researchers/designers in designing higher complex computing circuits using this URL reversible gate. Also we calculated the various parameters which has total power dissipation and delay, which proves that this URL Gate is giving better results compared to conventional CMOS logic Gates.

6. REFERENCES

- [1] Prudhvi Raj.K “Transistor level implementation of digital reversible circuits” International journal of VLSI design and communication system (VLSICS) Vol.5.No.6,Dec 2014.
- [2]Rajeshwari.M, Rohini.S.Hongal, Rajashekar, B.Shettar, “Design and implementation of 8 bit shift register using Reversible Logic gates”International Conference on current trends toward converging Technology,2018 IEEE.
- [3] Ms A.Anjana, Mrs A.V.Anantalakshmi “Design of reversible 32-bit BCD Add-Subtract Unit using parallel pipe line method” International Conference on advances in electrical, electronic, information, communication and bio-informatics 2016 IEEE.
- [4] Lenin Gopal, Adib Kabir Chowdary, Alpha Agape Gopalai,“Reversible logic gate implementation as switch controlled reversible Full adder/Subtractor” International Conference on control system, computing and engineering, 28-30 NOV2014.
- [5] Anamika, Rockey Bhardwaj “Reversible logic gates and its performances” Second International Conference on inventive systems and control 2018 IEEE.
- [6] S Dinesh Kumar, Noor Mohammad SK “A Novel SRAM cell design using reversible logic” Third International conference on Ecofriendly computing and communication systems 2014.
- [7] Sebastian Offerman, Robert Wille, Gerhard Dueck “Synthesizing Multiplier in Reversible logic”.
- [8] Kenichi Morita “ reversible logic gates” 8th November 2017.
- [9] Jacob.B.Chacko,Pawan Whig “Low delay based Full Adder/Subtractor by MIG and COG reversible logic gate” 8th

International Conference on computational Intelligence and Communication networks 2016.

[10] Huili, Zhijin Guan, Shanli Chen “The reversible network cascade based on reversible logic gate coding method” Fifth International Conference on Information assurance and security 2009.

BIOGRAPHIES



K.Venkateswarlu received M.Tech (VLSI) from VNRVJIEET affiliated to JNTUH in 2009. He has published several conference and journal papers. His research interests include Low Power and Ultra Low Power Static Random Access Memory (SRAM) design, Low Power and Energy Efficient logic design, reliable and fault tolerant static and dynamic CMOS circuit and system design, and VLSI implementation of digital systems.



S.Soujanya received M,Tech (VLSI) from GRIET affiliated to JNTUH in 2010. Her research area includes Area and power optimization techniques in VLSI Design, CMOS VLSI Design & Testing Circuits and Static timing analysis of VLSI Designs.