A Fundamental Study of Multi-Level Inverter with Self Voltage Balancing Technique

Rasiya*[1] , Virrender Lohan[2] , Kamaldeep[3]

[1]M.Tech Scholar, Jind Institute of Engineering and Technology, India .
[2]Assistant Professor, Jind Institute of Engineering and Technology, India.
[3]Head of Department, Jind Institution of Engineering and technology, India.

Abstract: The popularity taken by multilevel inverters between research teams also inside production belonging to medium and high -voltage requests in order to industrial resolutions within the time ranging between twenty years. Furthermore, these were capable enough for making and creating switched waveforms along minimized phases considering that to harmonic slump associated towards a conservative converter. Current augmented notice inside multilevel inverters is because of for particular skill for creating top level quality production waveforms on inferior substituting incidences; the multilevel topology utilized into vigorous voltage restorer decremented the harmonic misrepresentation within the productivity waveform leaving inverter power productivity damages. The welfares are particularly clear for medium- voltage energies inside industrial submissions in addition are actuality measured intended for upcoming naval ship impulsion arrangements. Around were a little fascinating structures of utilizing considered formation, wherever fewer constituent total, little switching fatalities, in addition enhanced productivity voltage/recent waveform. The maximum important criteria inside multilevel inverter were the reduced belonging to harmonic mechanisms into inverter productivity voltage/present. The development belonging to multilevel inverter equipment in addition the marketable yields on the basis of multilevel inverter topology put up with great sense of wonderful expansions because of various benefits. Within considered paper particular evaluation upon maximum prevalent topologies, control techniques belonging to multilevel inverters are obtainable given that particular executions inside definite power presentations making over stretchy machinery within various industrial zones.

Index Terms: Multilevel Inverter; H-Bridge; Self-Balancing; Topology; Diode; Capacitor; Modulation.

INTRODUCTION

Multilevel inverters taken into lying criteria falling within research along with expansion in order to maximum as compare to three eras along with will made fruitful industrial requests. But since, within expansion that is considered to be yet single machinery, along with numerous fresh assistances with novel profitable topologies made somehow described within former limited years.

These have become much of the famous within high plus medium voltage power manufacturing within current centuries. Supportable energy foundations likewise fuel cells, photovoltaic along with wind that could be roughly interrelated together along multilevel converter scheme [1]. The ultimate attitude belonging to multilevel converter which is actually ac waveforms were being produced extracted abundant stages of voltage created through remote dc foundations either series belonging to capacitors. This perception were being inborn against converter topology presented through Baker [2]. Most of these topologies of multilevel converter been advised upon above preceding decades. Same like exclusive modulation arrangements in addition new converter topologies were being discovered and introduced. Particularly corresponding given literature review distributed in four segments. Initially, given three topologies belonging to multilevel converters were being taken through literature analysis: neutral-point-clamped converter (NPC), Cascade H-Bridge (CHB) along with flying capacitor converter (FC). The so called next section depicts modulation practices likewise apace vector pulse width variation in addition sinusoidal pulse width modulation (SPWM). Finally, applications that into industrial presentations utilized inside like estates in the form of renewable energy systems along utility boundary in addition industrial medium-voltage motor initiatives [3].

The accessible work gives the depiction belonging to multilevel inverter along reference to many features regarding inverter. The segment below delivers the exact

International Research Journal 0f Engineering and Technology (IRJET)
Volume: 07 Issue: 05 | May 2020   www.irjet.net

E-ISSN: 2395-0056
P-ISSN: 2395-0072

particulars provided within the section II showcase the fundamentals belonging to multilevel inverter, however the particular segment number III made out regarding many employed topologies belonging to multilevel inverter, the various controller policies regarding these multilevel inverter are described in Section IV , Section V arrangements along self-balancing considering voltage within multilevel inverter, Segment V regarding the different research implemented within ground extent along with Section VI arranges the work finished.

I. MULTILEVEL INVERTER

These comprise a collection belonging to power semiconductor strategies plus capacitors voltage foundations, the production that of which produces voltages along treaded waveforms [4-5]. The commutation belonging to switches authorizations the totalling considering capacitor voltages for gaining high- voltage on the same productivity, by the time power semiconductors been stand up only for minimized voltages.

Fig.1 displays a representation figure belonging to one segment leg belonging to inverters along diverse figures of stages, in order to that of achievement considering power semiconductors been showcased through an perfect switch along with numerous locations. Since these were realized single two level inverter creates a productivity voltage along two values (stages) according with the adverse station considering that of capacitor. Whereas the three stage inverter creates three voltages.


Fig.1 Converter output voltage waveforms a) two level b) three level c) nine level

Since the count that of these corresponding voltage stages upon given input dc side upsurges, the productivity voltage catches much steps [7-9], that methodology the sinusoidal waveforms. But since, extracted given all of the overhead believed, to existent single all-purpose awareness regarding the footsteps within the productivity waves, taken into account m stated the integer belonging to footsteps

considering stage voltage according to the negative station belonging to inverter, in addition after that the count of various processions within the voltage among both levels belonging to consignment K being provided through calculation A in addition B:

$$K = 2m+1 \qquad\qquad 1)$$

Also the quantity of stepladders P within the chapter voltage belonging to three level masses into wye assembly is

$$P = 2k -1 \qquad\qquad 2)$$

The period multilevel jumps with the three-level inverter familiarized through Nabae et al.[5]. But since, topologically, multilevel inverters were maximum partitioned in numerous formations. The top of generic multilevel converter topologies were listed as follows as flying capacitor converter (FC) , neutral-point-clamped converter (NPC) [5], [8], plus Cascading H-Bridge (CHB).

II. MULTILEVEL INVERTER TOPOLOGIES

Normally, the listed were the three known along with traditional topologies belonging to multilevel inverter. Given are as same shown below

1. Flying capacitor (FC) or capacitor clamped
2. Neutral point clamped (NPC) or diode clamped
3. Cascaded H-bridge (CHB)

Within the current scenario, researchers made overwhelmed multilevel inverter tour's difficulty through switches preparation to totally new diversity considering topologies: hybridized cascaded H-bridge (HCHB) multilevel inverter , active stated NPC (ANPC) multilevel inverter, switched series/parallel sources, modular multilevel converter (MMC), two-level power modules (HBTPM)-based multilevel inverter.

A. Neutral Point Clamped Multilevel Inverter

The known type of this is called as Neutral point clamped (NPC) inverter which was earlier initiated within the year through Nabae et al. [10]. That was being taken into account with primary being denoted as kind of multilevel inverters, called denoted as 3-level NPC.

Figure 2 implicates typically stage 5-level NPC power track. This is being built through operating two traditional inverters of 2- level. Furthermore, two diodes belonging to series-attached have been combined among lower along with upper inverter across the nonaligned mid-points, *N*. Capacitors contribution within splitting the DC bus voltage into two undistinguishable stages. Therefore, the obligation intended for pursuing single for making the extent plan mutual n-level prearrangement. Contrariwise, the utilize belonging to NPC topology within manufacturing submission

International Research Journal 0f Engineering and Technology (IRJET)
Volume: 07 Issue: 05 | May 2020   www.irjet.net

E-ISSN: 2395-0056
P-ISSN: 2395-0072

is confined to 3-level solely since belonging to sequences associated capacitors needs voltage matching regulator.


Fig. 2 Neutral point clamped multilevel inverter

TABLE I MODES OF OPERATION OF DIODE CLAMPED MLI

Level	Status of Switch S_1	Status of Switch S_2	Status of Switch S_3	Status of Switch S_4
0	OFF	ON	ON	OFF
V_{dc}	ON	ON	OFF	OFF
0	OFF	ON	ON	OFF
0	OFF	ON	ON	OFF
V_{dc}	OFF	OFF	ON	ON
0	OFF	ON	ON	OFF

B. Flying Capacitor Multilevel Inverter

Within mid-1990s, Meynard along with Foch [11] in addition Lavieville et al. [12] presented flying capacitor (FC) inverter that is being taken in the form of additional alteration belonging to multilevel inverter topology. The base corresponding with implicated inverter considered to be consumption that of particular capacitors. Which are being made through merging up a chain capacitors clamped switching cell? Few voltages were being also changed and altered within their electrical devices by the aid of capacitors.

The swapping conditions inside FC inverter were being same to NPC inverter. But, clamping diodes were not being required for this kind of topology belonging to multilevel inverter. These inverters do pursue the compensations and correspondingly resulted into harmonizing FC by idleness of swapping inside the level. An outstanding sketch typically considering half- bridge topology taken into account FC multilevel inverter is displayed inside the Figure 3. Drawback its output voltages are practically partial of the effort DC voltage.

TABLE II MODES OF OPERATION OF CAPACITOR CLAMPED MLI

| Level	Status of Switch S_1	Status of Switch S_2	Status of Switch S_3	Status of Switch S_4
0	OFF	ON	ON	OFF
V_{dc}	ON	ON	OFF	OFF
0	OFF	ON	ON	OFF
0	OFF	ON	ON	OFF
V_{dc}	OFF	OFF	ON	ON
0	OFF	ON	ON	OFF

Fig. 3 Flying capacitor multilevel inverter

C. Cascaded H-Bridge Multilevel Inverter

Within the mid belonging to that of 1970s, Baker and Bannister [13] labelled the principal flagrant belonging to converter topology that probably grabbed capability for manufacturing multilevel voltages through the source of numerous DC voltage. Working within this kind of topology, a chain that of considering one level inverters that meant to be related plus associated whole as one. The route of CHB kind of multilevel inverters mostly patterned along with eight switches comprising most of the five stages that of considering inverter. Every kind of resource belonging to DC was being related along the conforming H-bridge creating five exclusive voltage productions. These productivities diverge leaving -2Vdc, -Vdc, 0, +Vdc, along with +2Vdc through utilization considering switching mixtures persuading four types of switches [14]. The sequence belonging to H-bridge networks manufacture multilevel inverter productivity. Within cascaded inverter, count taken of that considering voltage phases meant to be yield stage that were being totalled by the use of following formula $n = 2s + 1$, in which, s considered to be the figure belonging to DC foundations along with n considered to be inverter output stages.

TABLE III MODES OF OPERATION OF A H-BRIDGE MLI

Level	Status of Switch S_1	Status of Switch S_2	Status of Switch S_3	Status of Switch S_4
0	ON	OFF	ON	OFF
V_{dc}	ON	ON	OFF	OFF
0	ON	OFF	ON	OFF
0	OFF	ON	OFF	ON
V_{dc}	OFF	OFF	ON	ON
0	OFF	ON	OFF	ON

D. Active NPC Multilevel Inverter

Fresh name taken for the multilevel inverter within terminology as active clamped (ANPC) multilevel inverter has been showcased Bruckner et al. [15],[16]. It was being introduced along with main throwback intuition and willing kind of overwhelming insufficient plus jagged harms which has been truly shared among outer also the inner switched by the location and placing up to some kind of power switches leaving those that are simple diodes [17].

The 9-level of ANPC multilevel converter belong and actually the true mixture of NPC along with FC inverter topologies [17]. The count of those considering of two-level inverter within this kind of setting could be gained through the formula using $(n\text{-}1)\ /\ 2$, in which n considering inverter productivity stages. In each part of this topology, 9-level inverter is obtained by cascading four two-level inverters. There are three main parts in this type of ANPC multilevel converter. The switches $S9$ to $S16$ are comprised in the first part along with capacitors $C4$, $C5$, $C6$ while, the switches $S17$ to $S24$ are comprised in the second part of this inverter along with capacitors $C7$, $C8$, $C9$. Switches $S1$ to $S8$ and capacitors $C1$, $C2$, $C3$ are composed in the third part of this inverter, and it is used to connect the inverter to the load.

E. Hybridised Cascaded H-Bridge Multilevel Inverter

A latest brand arrangement given by Odeh and Nnadi[18] of multilevel inverter was obtainable considered so far as follows hybridised cascaded H-bridge (HCHB) multilevel inverter. Figure 7 truly depicts a 9-stage HCHB multilevel inverter along two DC response voltages. Within this thoughtful belonging to inverter topology, nine stages that of considering voltages against single cycle were being only if through intersecting comprising both 5-level hybrid inverters. This type belonging to topology is much same as that of kind of CHB topology.

Within comparing with the old fashioned CHB inverter, the present count of those particular elements utilized within that sort of topology which are being mostly minimized taking along same kind of result voltage phase [19].

The main limitation of this topology is that it cannot be used in the applications where high voltages are required.

F. Modular Multilevel Converter

There is another new classification of the multilevel inverter, named as modular multilevel converter (MMC) was presented by Lesnicar and Marquardt in [20].

A solitary cell belonging to MMC establishes belonging to two switches along one complementary capacitor. H-bridge inverter that was being called as $n = 2c + 1$, in which n

considered to be inverter result stages along with c characterizes.

G. Switched Series /Parallel Sources-based Multilevel Inverter

Hinago and Koizumi [21] proposed multilevel inverter which consists of DC sources that could be switches in parallel and in series along with the H-bridge. This topology is referred as switched series/parallel foundations (SSPS)-based multilevel inverter. Mainly considered as evolving out the comparable stages belonging to productivity in the form of CHB, the analogous count of those foundations is being made compulsory through the help of SSPS inverter however would be much little in amount containing switches.

The type of topology described above belonging to 9-level SSPS multilevel inverter along four input DC resources were being totally relied upon only the two of required segments First segments comprise of switched sources along with outputs bus voltage $vbus(t)$ along with the additional segment manufactures negative along with positive cycles belonging to voltage $vbus(t)$ for nourishing AC load. The four sources which are $Vdc1$ to $Vdc4$ and power switches $S1$ to $S9$ consist in the first part while power switches $Q1$ to $Q4$ consist in the second part.

H. H-Bridge and Two-level Modules-based Multilevel Inverter

Suroso along with Noguchi [22] termed a single introduced topology belonging to multilevel inverter called with the name defined as H-bridge along with the other two-level power modules (HBTPM) multilevel inverter. However, 9-level topology inverter along those of inputs of only four DC resources $Vdc1$ till $Vdc4$. The so called terminals taken along little capacities belonging to resources were being interrelated along aid considering power switches. These were both segments considering topology; first comprising polarity generation ($Q1$ till $Q4$) along with second considered is level generation ($S1$ till $S6$).

However, the pattern used is actually very easy and normal because that could be observed in case of little constrained potentials belonging to different stages combination on every bus end.

III. CONTROL TECHNIQUES

A. Sinusoidal PWM

Staircase waveform is easily obtained, however a large filter is required as more distortion of the output is generated. This technique which defines the amplitude of the PWM output current waveform simultaneously is presented by the configuration of five-level inverter using small inductors. As a result, the proposed multilevel topology reduces the inductor

sizes, complexity of the gate drive circuits and total harmonic distortion of output current [23].

B. *Space Vector PWM*

With provided extension can have voltage swell compensation? The operation of a cascaded multilevel inverter with two sporadic multilevel space vector modulation (SVM) methods for DVR control reduces the switching sufferers. For ML converters contributing enhanced DC bus utilization and lower commutation losses, SVM is one of the most valuable PWM technique.

IV. SELF-VOLTAGE BALANCING

Since last few decades the importance of multilevel inverters has been increased. For high voltage and high power application these new types of inverters are suitable because of their ability to synthesize waveforms with less Total Harmonic Distortion (THD) and with better harmonic spectrum. Large number of topologies have been introduced and widely studied for drive applications and for utility of non-conventional sources. In Static VAR compensation and in drive systems, the multilevel cascaded inverter was introduced among these topologies.

In order to generate ac voltage, diode-clamped multilevel inverters" use (m-1) clamped diodes and dc capacitors. This inverter is manufactured in 3, 4 and 5- level structures [24]. Figure 1 shows a typical five level inverter topology. There are four positive and four negative thyristors for each leg. PWM signals of opposite polarity are used to control positive and negative thyristors.

A converter system of multilevel voltage-source is proposed for high-voltage, high- power applications such as back-to-back interconnection of power systems, electrical traction drives, and large induction motor drives. DC capacitors have a voltage unbalance problem in multilevel voltage-source converters. Use of additional voltage regulators or separate dc sources may solve this problem. However, these solutions are found not to be practicable for most applications.

V. LITERATURE REVIEW

Contemporary, [25-27] have displayed some diminished switch structures of the MLVSIs that can expand the voltage levels of output with commitment for different capacitors and sources of dc. The cost could extremely lessoned from one self charge balance property in circuits from above cases. Since the charge balance system is alleviated. On basis of unbalances and symmetrical voltage sources of dc, different levels of voltage as output are gotten. Be that as it may, in spite of the fact that using capacitors will diminish sources odd dc quantity required, no other mythologies have gaining highlights. On the other hand, switched capacitor multilevel

inverters that are as of late developed, can be counted as an important contextual investigation for further diminishing the quantity of parts that are required and dc sources related with a property of boosting and ability for balancing of self-charge to included capacitors[28].

Thusly, propose a single dc source nine level SCMLI [29] for heavy reappearance applications. Not with standing, for any more development in the quantity of the output voltage levels, progressively dynamic along with aloof circuit gadgets should be required. Additionally, the creators of [30][31] displayed switched-capacitor cell (SC) which can help the output voltage throughout the arrangement parallelly by change of capacitor and 2 switches. New preparations of switched capacitor module were suggested with the idea from above cases [30][28]. For example, with this cascaded association of a few switched capacitor cells associated with customary total H-connect cell, we will unevenly and uniformly expand levels of voltage quantity.

A summed up SCMLI has been furthermore been introduced in [32] where the regular total H-connect cell had been evacuated. In any case, the adequacy of [32] has been constrained because of the way that lone the lopsided adaptation of the dc voltage sources has been given. Despite what might be expected, we can symmetrically accomplish 13 levels of output voltage levels with two separate sources of DC are incorporated and arrangement associations of these 2 switched capacitor cells on both sides of upgraded H-connected module in [33]. In this module 4 capacitors, 4 power diodes and 14 power switches are used. Furthermore, according to the Hilter Kilter plan of this structure, 49-level of the output voltage is produced with six capacitors, eighteen power switches. So as to achieve more levels of voltage as output [20], we additionally display twofold uneven design to charge all capacitors in switched capacitor module on the basis of upgraded emphasizement so that in proposed S3CM the PIV across all switches must be equivalent to 2Vdc, except the two switches, those are S9, S10 except the two switches, those are S9 and S10 .the will block only half Vdc. With purely switches with low voltage rating, which can arrange parallel strategy. Here, voltages of capacitors are forced to maintain limited output power, ripple losses of capacitor and higher values of the dc source's magnitude.

In this paper [34] Suziana Ahmad, SitiHalmaJohari studies several use of DC to AC multilevel inverters for PV application such as diode clamped multilevel inverter, a capacitor clamped multilevel inverter,a hybrid multilevel inverter and a cascaded H-bridge multilevel inverter. Interestingly, some previous studies suggested the use of multilevel inverter technologies for both single phase grid and three phase grid in PV systems. Results from this study prove that the lowest value of THD as well as the lowest component used in the

cascaded H-bridge inverter gives an advantage to this configuration to be implemented in a PV connection application.

In this paper [35]Abanishwar Chakraborti1, Mahua Chanda, Arnab Sarkar has proposed. The neutral point clamped three-level inverter topology. This class of inverters can generate an output voltage which is closer to a sinusoidal and hence an improved Total Harmonic Distortion (THD) profile of its output voltage waveform is obtained. The switching pulses for the inverter are generated by using space vector modulation scheme. Multilevel inverter can generate output voltages with lower value of harmonic distortion and hence filter requirement is less ,which is one of the most important feature of multilevel inverter.

In this paper [36]J. Bangarraju and V. Rajagopal present a novel H-bridge based hybrid multilevel inverter consists of small number of switching devices and output of H-bridge multilevel by switching the solar PV voltage sources in series and parallel. To control H-bridge multilevel inverter hybrid modulation method is used. The total harmonic distortion of the output voltage waveform is reduced by giving more number of output voltages in the proposed inverter.

In this paper [37] A. Sarkar, S.Reddy, B. Das, P.R.Kasari, A.Saha, A. Chakrabarti shows Five level hybrid cascaded multilevel inverter with a pulse width modulation method is designed to reduce switching losses by reducing a number of switches. These inverter topologies use only six switches, two asymmetrical voltage sources and two capacitors. This topology uses a multi carrier based new PWM method, used to produce a five level output voltage. This proposed circuit for a five level output voltage waveform has THD-13.96%.

VI. CONCLUSION

Various topologies and control methods of multilevel inverters have been reviewed, which are assisting for the engineers to utilize proper techniques to exploit multilevel converters for renewable energy systems with further integration to the grid. The elimination of transformers from energy systems yields significant volume and weight efficiency, reducing system complexity and energy losses. There are currently several commercial products are available for inverters of wind turbines, centralized photovoltaic converters, hydro pumped storage and so on. Expectably this trend will remain stable, and more applications will be run on this technology, due to more grid codes, continued increase in power consumption of the applications, power semiconductors increasing developments, and the multilevel technology benefits. To obtain a distributed generation system, depending on a variety of energy sources and networks of different voltage levels of the multilevel converters can efficiently be used as system power management.

REFERENCES

[1] Fazel SS, "Investigation and comparison of multi-level converters for medium voltage applications", *Ph.D. Thesis, Berlin Technical University*, 2007.

[2] Baker RH, "High-voltage converter circuit", *US Patent 4203151*, 1980.

[3] Meynard TA, Foch H, Forest F, Turpin C, Richardeau F, "Multi-cell converters: derived topologies", *IEEE Transact ions on Industrial Electronics*, vol.49, no.5:978–987, 2002.

[4] B. Ozpineci, L.M. Tolbert, and J.N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms" , *IEEE Power Electron. Lett.*, vol. 3, no. 3, pp. 92–95, Sept. 2005.

[5] A. Nabae, I. Takahashi, and H. Akagi, "A neutral-point clamped PWM inverter", *IEEE Trans. Ind. Applicat.* , vol. 1A-17, no. 5, pp. 518–523, Sept. 1981.

[6] B.P. McGrath, D.G. Holmes, and T. Meynard, "Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range", *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 941–949, July 2006.

[7] M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance dc-link voltages", *IEEE Trans. Ind. Electron.* , vol. 49, no. 4, pp. 752–765, Aug. 2002.

[8] K.A. Corzine and X. Kou, "Capacitor voltage balancing in full binary combination schema flying capacitor multilevel inverters", *IEEE Power Electron. Lett.*, vol. 1, no. 1, pp. 2–5, Mar. 2003.

[9] A. Bendre and G. Venkataramanan, "Neutral current ripple minimization in a three-level rectifier", *IEEE Trans. Ind. Applicat.* , vol. 42, no. 2, pp. 582–590, Mar. 2006.

[10] A. Nabae, I. Takahashi and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Industry Applications*,vol.17, no. 5, pp. 518-523, 1981.

[11] T. A. Meynard and H. Foch, "Multilevel conversion: high voltage choppers and voltage source inverters," in *Proc. IEEE Power Electronics Specialist Conf.*, pp. 397-403, 1992.

[12] J. P. Lavieville, P. Carrere, and T. Meynard, "Electronic circuit for converting electrical energy and a power supply installation making use thereof," *U.S. Patent 5 668 711*, 1997.

[13] R. H. Baker and L. H. Bannister, "Electric power converter," *U.S. Patent 3 867 643*, 1975.

[14] C.M. Young, N.Y. Chu, L.R. Chen, Y.C.Hsiao and C.Z. Li, "A single-phase multilevel inverter with battery balancing," *IEEE Trans. Industrial Electronics*, vol. 60, no. 5, pp. 1972-7978, 2013.

[15] T. Bruckner and S. Bernet, "Loss balancing in three-level voltage source inverters applying active NPC switches," in *Proc. IEEE Power Electronics Specialists Conf.*, pp. 1135-1140, 2001.

[16] T. Bruckner, S. Bernet and H. Guldner, "The active NPC converter and its loss-balancing contro," *IEEE Trans. Industrial Electronics*, vol. 52, no. 3, pp. 855-868, 2005.

[17] P. Barbosa, P. Steimer, J. Steinke, M. Winkelnkemper and N. Celanovic, "Active-neutral-point clamped (ANPC) multilevel converter technology," in *Proc. the European Conference on Power Electronics and Applications*, pp. 1-10, 2005.

[18] C. I. Odeh and D. B. N. Nnadi, "Single-phase 9-level hybridised cascaded multilevel inverter," *IET Power Electronics*, vol, 6, no. 3, pp. 468-477, 2013.

[19] W. A. Halim, N. A. Rahim and M. Azri, "Generalized selective harmonic elimination modulation for transistor-clamped H-bridge multilevel inverter," *Journal of Power Electronics*, vol. 15, no. 4, pp. 964-973, 2015.

[20] A. Lesnicar and R. Marquardt, "An innovative modular multilevel converter topology suitable for a wide power range," in *Proc. IEEE Bologna Power Technology Conf.*, pp. 3-6, 2003.

[21] Y. Hinago and H. Koizumi, "A single-phase multilevel inverter using switched series/parallel dc voltage sources," *IEEE Trans. Industrial Electronics*, vol. 57, no. 8, pp. 2643-2650, 2010.

[22] Suroso and T. Noguchi, "A multilevel voltage-source inverter using H-bridge and two-level power modules with a single power source," in *Proc. IEEE Conf. on Power Electronics and Drive System,* pp. 262-266, 2011.

[23] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Industrial Electronics*, vol. 54, no. 6, pp. 2930- 2945, 2007.

[24] S. Sunisith, K. S. Mann and Janardhan Rao, "Effective Algorithm for Reducing DC Link Neutral Point Voltage and Total Harmonic Distortion for Five Level Inverter" International Electrical Engineering Journal, Vol. 5, No.11, pp. 1613-1618, 2014.

[25] E. Babaei, M. F. Kangarlu, and M. Sabahi, "Extended multilevel converters: An attempt to reduce the number of independent dc voltage sources in cascade multilevel converters," IET Power Electron., vol. 7, no. 1, pp. 157–166, Jan. 2014.

[26] S.P. Gautam, L. Kumar and S. Gupta, "Hybrid topology of symmetrical multilevel inverter using less number of devices," IET Power. Electron, vol. 8, no. 11, pp.2125-35. Nov. 2015.

[27] R. Barzegarkhoo, N. Vosoughi, E. Zamiri, H. M. Kojabadi, and L.Chang,"A cascaded modular multilevel inverter topology using novel series basic units with a reduced number of power electronic elements," Journal of Power. Electron, vol. 16, no. 6, pp. 2139-2149. Nov. 2016.

[28] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo and M. Sabahi "A new cascaded switched-capacitor

multilevel inverter based on improved series-parallel conversion with less number of components," IEEE Trans. Ind. Electron. vol. 63, no. 6, pp 3582-3594, Jun.2016

[29] J. Liu, J. Wu, J. Zeng and H.Gou, " A novel nine-level inverter employing one voltage source and reduced components as high frequency AC power source," IEEE Trans. Power Electron., vol. 32, no. 4, pp 2932-2947, Apr. 2017.

[30] J. Liu, K. W. E, Cheng, and Y. Ye, "A cascaded multilevel inverter based on switched-capacitor for high-frequency ac power distribution system," IEEE Trans. Power Electron., vol. 22, no. 8, pp 4219–4230, Aug. 2014.

[31] B. Karami, R. Barzegarkhoo, A. Abrishamifar and M. Samizadeh, ''A switched-capacitor multilevel inverter for high ac power systems with reduced ripple loss using SPWM technique,'' in Proc. 6th power electronics and technology drive systems (PEDSTC), pp. 627-632, Feb. 2015.

[32] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi and L.Chang "Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple dc link producer with reduced number of switches," IEEE Trans. Power Electron. vol. 31, no. 8, pp 5604-5617, Aug. 2016.

[33] R. S. Alishah, S.H.Hosseini, E. Babaei, M. Sabahi and A. Zare, ''Extended high step up structure for multilevel converter,'' IET, Power Electron, Vol. 9, no. 9, pp 1894-1902, Jul.2016.

[34] Suziana Ahmad, SitiHalmaJohari "Grid connected multilavel inverter for pv application", *IEEE Energy Conversion (CENCON)*, 2015.

[35] Abanishwar Chakraborti1, Mahua Chanda2, Arnab Sarkar3 "Improved Single Stage Grid Connected Solar PVSystem using Multilevel Inverter", *Power Electronics, IEEE Drives and Energy Systems (PEDES)*, 2016.

[36] J.Bangarraju and V.Rajagopal, "Power Quality Improvement Using Solar PV H-bridge Based Hybrid Multilevel Inverter" *IEEE Power Electronics (IICPE)*, 2014.

[37] A. Sarkar, S.Reddy, B. Das, P.R.Kasari, A.Saha, A. Chakrabarti "Multilevel Inverter based Single Stage Grid Connected Solar PV" , Green Computing and Internet of Things (ICGCIoT), 2015.