

REALIZATION OF POWER OPTIMISED CARRY SKIP ADDER USING AOI LOGIC

ALMUKHTAR AHMED¹, NASER ALINABE²

¹Faculty of Engineering, Sabratha University, SABRATHA, LIBYA, ASSIST.PROF,DEPT.OF ELE &ELEC ENG,FACULTY OF ENG,SABRATHA-LIBYA

²faculty of Education, ZINTAN UNIVERSITY, ZITAN, LIBYA, LECTURER, DEP OF MATH. FACULTY OF EDUCATION, ZINTAN-LIBYA

Abstract:- The binary adder is the critical element in most digital circuit designs. The more important parameters in VLSI design are power consumption, area and speed. And since the binary adder is exist in most digital circuit designs. In this paper a carry skip adder (CSKA)based AND-OR INVERTER (AOI)logic is proposed in order to reduce area and power consumption. The proposed adder is simulated by Xilinx and compared with the conventional CSKA based multiplexer logic

Key words-Carry skip adder (CSKA), AND-OR-INVERTER, Xilinx Simulation.

1-INTRODUCTION

While designing an adder, lot of constraints comes into picture. The tradeoff between speed and size being the most important one. The most basic adder has a very small area and is very easy to implement. But the delay involved in obtaining the output is very huge. Hence the new designs came to picture. But in current age the power consumed by the device is also a very important constraint.

Hence designing an adder which is very close in meeting all these requirements is a very important. Apart from the design, the technology we use to design the adder also plays a huge role in the speed and size of the adder. Adders are a key building block in arithmetic and logic units (ALUs) and hence increasing their speed and reducing their power/energy consumption strongly affect the speed and power consumption of processors. There are many works on the subject of optimizing the speed and power of these units, which have been low-power/energy consumptions, which is a challenge for the designers of general purpose processors.

One of the effective techniques to lower the power consumption of digital circuits is to reduce the supply voltage due to quadratic dependence of the switching energy on the voltage. Moreover, the sub threshold current, which is the main leakage component in OFF devices, has an exponential dependence on the supply

voltage level through the drain-induced barrier lowering effect. Depending on the amount of the supply voltage reduction, the operation of ON devices may reside in the super threshold, near-threshold, or sub threshold regions. Working in the super threshold region provides us with lower delay and higher switching and leakage powers compared with the near/sub threshold regions.

2- Full adder using MUX.

The Full adder using multiplexer is shown below in fig 1.




Fig1: full adder using Mux

The sum and carry of a full adder is given by:

$$\text{Sum} = A \oplus B \oplus C$$

$$C_{out} = C_{in}(A \oplus B) + AB$$

$$Y = A\bar{B} + BS$$

3- Carry Skip Adder Using Mux

The carry skip adder using mux is shown in Fig 2 .




Fig2: Carry skip adder using Mux

In carry skip adder four full adders are cascaded, the calculations of sum and propagation are :

$$\text{Sum } s = a \text{ xor } b \text{ xor } c_{in}.$$

$$\text{Propagation } p = a \text{ xor } b.$$

And also done the same process done in the ripple carry adder for generating carry(c_3) of final full adder. Propagation outputs of the four adders are p_0, p_1, p_2 and p_3 . And all the propagated outputs are given to the one AND gate. The output of AND gate acts as a selection line to the multiplexer, c_{in} and c_3 are inputs to mux circuit, this is nothing but skip logic.

In carry skip adder four full adders are cascaded, same as the ripple carry adder and every full adder calculating sum and propagation.

$$\text{Sum } s = a \text{ xor } b \text{ xor } c_{in}.$$

$$\text{Propagation } p = a \text{ xor } b.$$

And also done the same process done in the ripple carry adder for generating carry(c_3) of final full adder. Propagation outputs of the four adders are p_0, p_1, p_2 and p_3 . And all the propagated outputs are given to the one AND gate. The output of AND gate acts as a selection line to the multiplexer, c_{in} and c_3 are inputs to mux circuit, this is nothing but skip logic.

4- The CSA based and-or-inverter

The proposed 4bit carry skip adder using and-or-inverter is shown in fig 3




Fig :3 Four full adders using and-or-inverter

For example let us take 4 bit carry skip adder The inputs of carry skip adder is 'a' and 'b'. In carry skip adder four full adders are cascaded, same as the ripple carry adder and every full adder calculating sum and propagation.

$$\text{Sum } s = a \text{ xor } b \text{ xor } c_{in}.$$

$$\text{Propagation } p = a \text{ xor } b.$$

for generating carry(c_3) of final full adder. Propagation outputs of the four adders are p_0, p_1, p_2 and p_3 . And all the propagated outputs are given to the one AND gate. The output of AND gate is connected to AOI logic circuit this is nothing but skip logic.

Initially $c_{in} = 0$, what the carry given to the next stage of either c_{in} or c_3 . We are having two cases of carry production, those are best case and worst case.

In case of best case let us assume $a = 1010$ and $b = 0110$

$$P_0 = 0 \text{ xor } 0 = 0.$$

$$P_1 = 1 \text{ xor } 1 = 0.$$

$$P_2 = 0 \text{ xor } 1 = 1.$$

$$P_3 = 1 \text{ xor } 0 = 1.$$

P_0, p_1, p_2 and p_3 are given to the and gate, the output of and gate is $p = (0 \& 0 \& 1 \& 1) = 0$.

$A1=Cin$ and $p=1 \& \& 0=0$.

$A2=C3$ and $p=1 \& \& 1=1$.

4-Simulation and Results

The simulations are done by Xilinx version 12.3 using 32bit CSKA based Mux fig 4, and 32bit CSKA based and-or-inverter fig 5 and the simulation results are shown below.




Fig 4: 32bit CSKA USING Mux




Fig5 : 32bit CSKA using and-or-inverter

4.1- CSKA based Mux simulation:



Fig6.1: RTL schematic view




Fig6.2: view technology schematic




Fig6.3: simulation results using Mux

4.2 CSKA based and-or-inverter simulation




Fig6.4: RTL Schematic View




Fig6.5: View Technology Schematic



Fig6.6: simulation results using and-or-inverter

5. Conclusion

In this paper, The carry skip adder based and-or-inverter (AOI) is proposed and simulated using Xilinx. The simulated results showed that it has less area and low power consumption compared with traditional one and it can be used in digital circuit design where the area and power consumption are critical.

REFERENCES

- [1] I. Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA, USA: A K Peters, Ltd., 2002.
- [2] R. Zlatanovici, S. Kao, and B. Nikolic, "Energy-delay optimization of 64-bit carry-lookahead adders with a 240 ps 90 nm CMOS design example," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 569–583, Feb. 2009.
- [3] S. K. Mathew, M. A. Anders, B. Bloechel, T. Nguyen, R. K. Krishnamurthy, and S. Borkar, "A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 44–51, Jan. 2005.
- [4] V. G. Oklobdzija, B. R. Zeydel, H. Q. Dao, S. Mathew, and R. Krishnamurthy, "Comparison of high-performance VLSI adders in the energy-delay space," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 754–758, Jun. 2005.

[5] B. Ramkumar and H. M. Kittur, "Low-power and area-efficient carry select adder," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 2, pp. 371–375, Feb. 2012.

[6] M. Vratonjic, B. R. Zeydel, and V. G. Oklobdzija, "Low- and ultra low-power arithmetic units: Design and comparison," in Proc. IEEE Int. Conf. Comput. Design, VLSI Comput. Process. (ICCD), Oct. 2005, pp. 249–252.

[7] C. Nagendra, M. J. Irwin, and R. M. Owens, "Area-time-power tradeoffs in parallel adders," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 10, pp. 689–702, Oct. 1996.

[8] Y. He and C.-H. Chang, "A power-delay efficient hybrid carrylookahead/ carry-select based redundant binary to two's complement converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 1, pp. 336–346, Feb. 2008.

[9] C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18 μm full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005.

[10]. Weste NHE, Harris DM (1998) CMOS VLSI Design: A Circuits and Systems Perspective, Pearson Publications, pp.476-490.

[11]. Jie LS, Ruslan SH (2016) A 2 \times 2 bit VM with different adders in 90nm CMOS technology. AIP Conference Proceedings.

[12] S. Jain et al., "A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), Feb. 2012, pp. 66–68.

BIOGRAPHY



Dr. Al Mukhtar. A. Alhamrouni received the BSc degree in Communication Engg. From higher institute of electronics, BeniWal-ed, Libya in 1989, MSc degree in the field of electronics from Belgrade University, Serbia in 2000. He received Ph.D degree at Sam Higginbottom Institute of Agriculture, Technology & Sciences (Formerly AAI-DU) Allahabad in Electronics. His area of interests Electronics, power electronics, Image processing and instrumentation. Currently He is working as Assistant Prof at faculty of Engineering SARATHA UNIVERSITY, SABRATHA-LIBYA



Dr. Naser. A. Alinabe ,He Received his BSc and MSc degree from Caspian Higher Red Collage, Baku- Russia (1988-1993) and Ph.D in Control System from SHIATS, Allahabad ,India 2016 . His is interesting in Robotics and Control system. Currently he is Lecturer at ZITAN UNIVERSITY, ZINTAN-LIBYA