# A New Multilevel Inverter with Fault-Tolerant Capability 

Niraj Dewangan ${ }^{1}$ and Krishna Kumar Gupta ${ }^{2}$<br>1,2Department of Electrical Engineering, SISTec, Bhopal (M.P.) India


#### Abstract

Multilevel inverters (MLI's) have been increasingly implemented for high power DC-AC conversion. Recently, avenues are also being explored to employ MLI's for low power applications. However, for increased number of levels, component count remains a challenge. In this paper a new inverter topology is proposed which utilizes six active switches along with asymmetric source configuration to synthesize 7 -level waveform which is capable to tolerate switch fault. A cascaded H -bridge inverter with similar source configuration would require eight active switches, all operating at high switching frequency. A modulation procedure is proposed using which the switches with highest blocking voltages operate at fundamental frequency. Working of the proposed inverter is explained and concepts are validated with simulation results.


Index terms - Multilevel inverter, topologies, asymmetric source configuration.

## I. Introduction

Since past few decades, multilevel voltage source inverters have gained reputation as cost-effective and efficient solution for high power DC to AC conversion applications [1]. A multilevel inverter (MLI) utilises several input DC levels and power semiconductor devices to synthesize a staircase waveform. The voltage stresses experienced by the power switches are lower as compared to the overall operating voltage level [2]. The multilevel stepped waveform has better harmonic profile as compared to the two level waveform obtained from the conventional inverters. Further advantages of MLIs are higher efficiency, reduced $\mathrm{d} v / \mathrm{d} t$ stresses on the load and possibility of fault tolerant operations [3]. In recent times, avenues are also being explored to employ MLIs for low power applications [4-6] apart from their application in medium/high power and high voltage systems.

The harmonic profile of the multilevel waveform improves as the number of levels increases. However, it leads to increased count of power switches and accompanying gate driver circuits, heat sinks and protection circuits. Thus, the overall system becomes complex and expensive. Therefore, newer topologies are being proposed so as to reduce the number of power switches for an increased number of levels in the output.

The so-called 'cross-connected sources based multilevel inverter (CCS-MLI)' has been recently proposed by Gupta and Jain [7] with a view to reduced the device count. It is shown in [7] that the CCS-MLI topology leads to a substantial decrease in component count as compared to the classical topologies. It also leads to simplicity and better efficiency.

In this paper, a 'Seven level asymmetric source based MLI' has been added to the CCS-MLI so as to 'increase' the number of levels in the output. In this paper, working of the proposed structure has been briefly discussed which consist of two switched sources connected in series. The proposed topology needs less number of switching devices as compared to classical topologies. Therefore it may present potential for application in high voltage/power apparatus. Also, the proposed topology exhibits configurational and functional similarity with the CHB topology in two ways: (i) isolated input DC voltages are required; and (ii) it offers the possibility of combining the input DC levels into all additive values. Therefore, the proposed topology can be employed for applications where CHB converters are implemented (e.g. in medium voltage drive applications where a phase shifting transformer with multiple secondary windings is generally employed mainly for the reduction of line-current distortion, thus providing isolated DC sources [9]).

## II. Proposed structure of seven level inverter

A five-level inverter based on CCS-MLI topology is shown in Fig. 1 (a). It consists of six power switches and two sources $E_{1}$ and $E_{2}$ such that $E_{1}=E_{2}=E$. The structure synthesizes five levels in the output viz. $0, \pm E$ and $\pm 2 E$. The CCS-MLI topology with the proposed 7 -level asymmetric source based MLI is shown in Fig. 1 (b). The structure consists of six switches and two asymmetric dc sources. The configuration is such that $V_{1}=V$ and $V_{2}=2 V$. Various valid states for the structure are shown in Table I. It can be seen that seven levels are obtained in the output waveform; these levels are $0, \pm V$, $\pm 2 \mathrm{~V}, \pm 3 \mathrm{~V}$.


Fig. 1 (a) A five-level CCS-MLI as proposed in [7]; (b) 7- level asymmetric source based MLI
Table I
Valid switching states for the structure proposed in Fig. 1 (b)

| STATE | Output Voltage $\mathrm{V}_{\mathrm{L}}(\mathrm{t})$ | ON state switches |
| :--- | :--- | :--- |
| 1 | 0 | $\mathrm{~T}_{1}, \mathrm{~T}_{2}, \mathrm{~T}_{3}$ |
| 2 | 0 | $\mathrm{~T}_{1}{ }^{\prime}{ }^{\prime} \mathrm{T}_{2}{ }^{\prime}, \mathrm{T}_{3}{ }^{\prime}$ |
| 3 | V | $\mathrm{~T}_{1}, \mathrm{~T}_{2}{ }^{\prime}, \mathrm{T}_{3}{ }^{\prime}$ |
| 4 | 2 V | $\mathrm{~T}_{3}, \mathrm{~T}_{1}{ }^{\prime}, \mathrm{T}_{2}{ }^{\prime}$ |
| 5 | 3 V | $\mathrm{~T}_{1}, \mathrm{~T}_{2}{ }^{\prime}, \mathrm{T}_{3}$ |
| 6 | -V | $\mathrm{T}_{1}{ }^{\prime}, \mathrm{T}_{2}, \mathrm{~T}_{3}$ |
| 7 | -2 V | $\mathrm{~T}_{1}, \mathrm{~T}_{2}, \mathrm{~T}_{3}{ }^{\prime}$ |
| 8 | -3 V | $\mathrm{~T}_{1}{ }^{\prime}, \mathrm{T}_{2}, \mathrm{~T}_{3}{ }^{\prime}$ |

## III. Simulation Study

In order to validate the functionality of the proposed structure, a simulation study is carried out using MATLAB/Simulink along with the SimPowerSystem tool. The circuit shown in Fig. 1 (b) is modelled with $V_{1}=50 \mathrm{~V}$ and $V_{2}=$ 100 V . An RL load is considered at the output terminals with $R=2 \Omega$ and $L=5 \mathrm{mH}$. Since the structure is a 7-level inverter, a sine-triangle pulse width modulation (PWM) is administered with six carrier signals of 1000 Hz each and a sinusoidal reference signal of 50 Hz frequency. The so-called 'universal control scheme' as proposed in [8] is used to modulate the topology.

Simulation results are shown in Fig.2. The load voltage is shown in Fig. 2 (a). It can be seen that it is a seven-level waveform of 50 Hz frequency. It consists of equal sized steps of 50 V each. The load current waveform is sinusoidal and is inductive in nature as expected. Waveform exhibits total harmonic distortion (THD) of $22.74 \%$ without filter.

(c)

(d)

Fig. 2 Simulation results for proposed 7-level inverter; (a) output voltage (b) its load current (c) THD for output voltage (d) THD for load current

## IV. Conclusion

In this paper a new topology for seven- level inverter with switch level fault tolerance is proposed. It is a topology as various switches have different blocking voltages and it employs asymmetric source configuration for maximization of levels in the output waveform. In this paper a seven- level asymmetric source based MLI is proposed for the CCS-MLI topology for increased number of levels in the output. A multicarrier PWM scheme is introduced which helps to optimize the switching frequencies of various power switches with different voltage stresses. Working of the structure is shown with the help of a seven-level inverter. Simulation results based on MATLAB/Simulink are presented to validate the proposed concept.

## References

[1] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. Franquelo, B. Wu, J. Rodriguez, M. Pandrez, and J. Leon, "Recent advances and industrial applications of multilevel converters," Industrial Electronics, IEEE Transactions on, vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
[2] Buticchi, G.; Lorenzani, E.; Franceschini, G.; , "A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems," Industrial Electronics, IEEE Transactions on , vol.60, no.3, pp.906-918, March 2013.
[3] Rodriguez, J.; Jih-Sheng Lai; Fang Zheng Peng; , "Multilevel inverters: a survey of topologies, controls, and applications," Industrial Electronics, IEEE Transactions on , vol.49, no.4, pp. 724-738, Aug 2002
[4] Liu, Y.; Luo, F.L.; , "Multilevel inverter with the ability of self-voltage balancing," Electric Power Applications, IEE Proceedings - , vol.153, no.1, pp. 105-115, 1 Jan. 2006.
[5] De, S.; Banerjee, D.; Siva Kumar, K.; Gopakumar, K.; Ramchand, R.; Patel, C.; , "Multilevel inverters for low-power application," Power Electronics, IET , vol.4, no.4, pp.384-392, April 2011.
[6] Hua, C.-C.; Wu, C.-W.; Chuang, C.-W.; , "A novel dc voltage charge balance control for cascaded inverters," Power Electronics, IET , vol.2, no.2, pp.147-155, March 2009.
[7] Gupta, K.K.; Jain, S., "A Novel Multilevel Inverter Based on Switched DC Sources," Industrial Electronics, IEEE Transactions on , vol.61, no.7, pp.3269-3278, July 2014.
[8] Gupta, K.K.; Jain, S., "A novel universal control scheme for multilevel inverters," Power Electronics, Machines and Drives (PEMD 2012), 6th IET International Conference on , vol., no., pp.1,6, 27-29 March 2012
[9] Rodriguez, J.; Bernet, S.; Bin Wu; Pontt, J.O.; Kouro, S., "Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives," in Industrial Electronics, IEEE Transactions on , vol.54, no.6, pp.2930-2945, Dec. 2007

