

# FPGA IMPLEMENTATION OF HIGH SPEED AND LOW POWER SPECULATIVE ADDER

V.Aparajita<sup>1</sup>, N. Krishna kumari<sup>2</sup>, S. Ramesh<sup>3</sup>

<sup>1,2</sup> Student, Dept. of Electronics and Communication Engineering, Bapatla Engineering College, Andhra Pradesh, India

<sup>3</sup> Asst. Prof, Dept. of Electronics and Communication Engineering, Bapatla Engineering College, Andhra Pradesh, India

\*\*\*

**Abstract** — High speed adders are highly desirable in present day scenario where power also plays equal role. This paper displays carry-lookahead adder (CLA) based configuration of the contemporary inexact-speculative adder (ISA) which is further fine-grain pipelined that is addition of registers along its critical path and thereby, upgrading the process of addition by decreasing the delay of operation and enhancing the frequency of operation. The registers we used are nothing but D-Flip-flops which are clock gated in order to reduce the power consumption. Functional verification and hardware implementation for various configurations of the suggested ISA is to be carried out on field-programmable gate array(FPGA) platform.

The synthesis and post layout simulation of the proposed ISA is carried out in FPGA using vivado hls for power analysis. Implementation of pipelining has reduced the delay up to 6ns compared to non-pipelined architecture and it has also reduced power up to 4w.

**Key Words:** Inexact speculative adder, Carry lookahead adder, pipelining, Field programmable gate array, very-large scale-integration.


## 1. INTRODUCTION

Speed is one of the important factor along with the utilizing of less power for the adders in the present day scenario rather than the exact result. For this we prefer highly optimized adders which require less delay and low power and this paper presents an adder of exactly this type.


With acceptable degradation in accuracy and performance it is possible to design high speed and low power adder using speculation technique[4]. Accuracy is the major compromise to be done to improve power and speed by speculation. Thereby these adders are referred to as Inexact speculative adders. Various adders are reported in the references from [5]-[9] but accuracy is considered as the major constraint in these adders and concentrated more on improving accuracy of the results. However there is a chance to improve the speed of the adders by retaining a minimum error in the result. So our contributions in this work as follows:

(1) Design of carry lookahead adder based inexact speculative adder.


(2) Thereafter this adder is fine grain pipelined to reduce the critical path delay and also enhancing the speed of operation. FPGA implementation of 8, 16 and 32 bit versions of proposed and suggested architectures are carried out, obtained the post, place and route results and compared. clock signal fed to various stages of the pipelined ISA-architecture has been gated to reduce the power consumption. Synthesis and post-layout simulation of the clock gated ISA has been performed in FPGA using vivado hls.



(a)



(b)




(c)

Fig 1: Basic block diagram of  $n$ -bit conventional inexact-speculation adder (ISA). (b) Gate-level circuit representation of speculator block. (c) Digital architecture of compensator block.


## 2. INEXACT SPECULATIVE ADDER

In the proposed architecture, we have segregated the  $n$ -bit input into 4-bit blocks (i.e., the value of  $x = 4$  in Fig. 1) and each of these blocks is fed as operands to the  $x$ -bit adder. Unlike the conventional ISA architecture, the adder






(a)



(b)



(c)

Fig 3: Gate level circuit of (a) 4-bit pipelined carry lookahead adder (b) pipelined compensator(PCOMP) (c) pipelined speculator(PSPEC)

Fig 3 shows the gate level designs of the sub blocks and their respective pipelined stages. From the figures we can conclude that the critical path of the suggested pipelined architecture lies in PCLA and it includes only one XOR and three AND gate input delays. Therefore the equation for delay is given by

$$\partial_{crit-prop} = \partial_{clk-qff} + \partial_{setup-ff} + 3 * \partial_{and} + \partial_{xor}$$

This includes clock-q delay and the setup time required to launch and capture flip-flops respectively. Thus maximum clock frequency can be obtained by the inverse of the delay.

#### 4. EXPERIMENTAL RESULT AND COMPARISON

This section presents the functional verification and board level implementation of non-pipelined and pipelined ISA. Subsequently the post-simulation results are compared.

#### a) FPGA implementation

In this work, the proposed and suggested ISA adder-architecture has been coded in hardware descriptive language (HDL) and then simulated as well as synthesized in ISE 14.7 design suite. We have synthesized this architecture for three different configurations :  $n = 8$ -bit,  $n = 16$ -bit and  $n = 32$ -bit. After the successful syntax check and synthesis of the design, the generated net-lists are placed and routed (P&R) on Spartan-3E version of Xilinx FPGA board. Then after the timing information and the number of devices utilized are also calculated for both the adders.

The maximum operating frequency is 127.7MHz. This value is 69.29%, 57.4%, 56.69% better than the clock frequencies achieved by 8-bit, 16-bit, 32-bit non-pipelined adders. The comparison of exact area occupied in terms of LUT's and the power required of these adders are possible by synthesizing as well as laying out FPGA for each of these adders.

#### b) Power and area analysis

In the digital circuit design, pipelining is the process of shortening the delay in critical path at the cost of area which is predominated by the registers used to create pipeline stages in the design. Therefore, the suggested ISA architecture that is deep pipelined definitely requires extra registers in comparison with the proposed non-pipelined ones. On the other side, we have divided the suggested ISA architecture into different stages by pipelining it. Now, this makes our architecture suitable for clock-gating. In the new design, we have gated the clock signal that is fed into every stage. On doing this, the ideal stages of our architecture can be deferred from the clock switching which significantly reduces the power consumption. Such gating is valid only during the beginning and ending sessions of the addition process. On the starting of addition, later pipeline stages (towards the output side) of the design are ideal and these stages can be clock gated. Unlike towards the end of addition process, earlier stages (near the input side) of the design seem to be ideal and are clock-gated. For example: pipeline stages five, four, three and two are ideal while the process is being carried out in the first stage when the addition begins. Similarly, first stage will be ideal while rest keeps processing data when addition is towards the completion. However, while the adder is in-between the process of adding continuous stream of data then there is no point of gating the clock because all the stages are busy performing the operations.

In order to obtain number of LUT's required and amount of power consumed by both the adders, this work includes synthesis and post layout simulation results of three configurations of both pipelined and non-pipelined adders for the purpose of comparison.

ISA configurations	8-bit NPLA	8-bit PLA	16-bit NPLA	16-bit PLA	32-bit NPLA	32-bit PLA
FPGA family	Spartan-3E	Spartan-3E	Spartan-3E	Spartan-3E	Spartan-3E	Spartan-3E
FPGA device	Xc-7a100tcsg324-1L	Xc-7a100tcsg324-1L	Xc-7a100tcsg324-1L	Xc-7a100tcsg324-1L	Xc-7a100tcsg324-1L	Xc-7a100tcsg324-1L
4-ip LUT's	13	31	22	72	46	149
Crit.path delay(ns)	11.292	7.888	13.672	7.888	13.762	7.888
Max.clk freq (MHz)	88.592	126.77	73.141	126.77	72.66	126.77
Power consumed(w)	5.533	4.95	10.596	8.94	21.865	17.634

Table 1: Comparison of post P&R results obtained from FPGA implementations of 8, 16, 32-bit pipelined and non-pipelined ISA designs.

The 32-bit pipelined ISA consumes a total power of 17.634w and it can be observed that this architecture consumes 4.235w lesser power than the non-pipelined ISA and this is possible only due to the implementation of clock-gating technique and also due to pipelining the critical path delay of 32-bit non-pipelined adder is 13.762ns where as for pipelined one it is 7.888 ns and hence due to pipelining the delay is reduced by 6ns. The above table shows the comparison of total area consumed in terms of LUT's, power consumed, critical path delay and the maximum clock frequency of 8-bit,16-bit,32-bit non-pipelined as well as pipelined adders. Thereby the adder presented has area degradation in comparison with the non-pipelined one.

## 5. CONCLUSION

In this paper we presented the high-speed and low- power version of ISA design. This architecture is fine-grain pipelined and clock-gated to reduce delay as well as to reduce power consumption respectively. Experimental results showed that the modified architecture operate at a maximum frequency of 127.72MHz in FPGA. Subsequently a 32-bit pipelined architecture consumes power of 17.634w. Thereby, such design would definitely play significant role in the design of contemporary as well as future electronic devices for IoE and many other applications. However, the area issue can be resolved to some extent by using lower technology nodes in the design process.

## 6. REFERENCES

[1] Behzad Razavi, "Cognitive Radio Design Challenges and Techniques," IEEE Journals of Solid-State Circuits (JSSC), vol. 45, no. 8, pp. 1542- 1553, 2010.

[2] Gyanendra Prasad Joshi, Seung Yeob Nam and Sung Won Kim, "Cog- nitive Radio Wireless Sensor Networks: Applications, Challenges and Research Trends," Sensors, vol. 13, no. 9, pp. 11196-11228, 2013.

[3] D. Blaauw et al., "IoT Design Space Challenges: Circuits and Systems," IEEE Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, pp. 1-2, 2014.

[4] T. Liu and S. L. Lu, "Performance Improvement with Circuit-level Speculation," 33rd Annual IEEE ACM International Symposium on Microarchitecture (MICRO-33), pp. 348-355, 2000.

[5] N. Zhu, W.-L. Goh, and K.-S. Yeo, "An Enhanced Low-power High-speed Adder For Error-tolerant Application," 12th International Symposium on Integrated Circuits (ISIC), pp. 69-72, 2009.

[6] M. Weber, M. Putic, H. Zhang, J. Lach, and J. Huang, "Balancing Adder for Error Tolerant Applications," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3038-3041, 2013.

[7] N. Zhu, W.-L. Goh, G. Wang, and K.-S. Yeo, "Enhanced Low-power High-speed Adder for Error-tolerant Application," IEEE International SoC Design Conference (ISOCC), pp. 323-327, 2010.

[8] Y. Kim, Y. Zhang, and P. Li, "An Energy Efficient Approximate Adder with Carry Skip for Error Resilient Neuromorphic VLSI Systems," IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 130- 137, 2013.

[9] Vincent Camus, Jeremy Schlachter and Christian Enz, "Energy-Efficient Inexact Speculative Adder with High Performance and Accuracy Control," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 45- 48, 2015.