



Volume: 05 Issue: 12 | Dec 2018 www

www.irjet.net

Accuracy configurable Adder

G Soujanya¹, Sudha H², Bharath K B³

¹PG Student, BIT Bangalore ²Associate Professor, Dept. of ECE, BIT Bangalore ³Design Engineer, Trident Techlabs Pvt.Ltd., Bangalore ***

Abstract - Low power IC design uses approximate computing and has received research attention recently. Few accuracy configurable adder (ACA) designs have been developed to accommodate dynamic levels of approximation but these designs require large area overhead because of carry prediction and redundant computing. If error detection and correction circuitry is included larger area gets increased further. In this paper a simple ACA design without redundancy/correction circuitry is proposed and a very simple carry prediction is used. Here 16 bit adder is designed using simple accuracy reconfigurable adder (SARA) and DAR with SARA. The proposed technique DAR with SARA significantly improves accuracy-power-delay efficiency. Further simple RCA and SARA is used in Wallace multiplier delays are compared.

Key Words: Accuracy-configurable adder (ACA), approximate computing, delay-adaptive reconfiguration (DAR), low power design.

1. INTRODUCTION

In advanced VLSI technologies power constraints are a well-known challenge. Low power techniques are already extensively studied. A new direction is approximate computing, where errors are intentionally allowed for power reduction. In audio, video, haptic processing, and machine learning in these applications small errors are indeed acceptable. Approximate computing research has been concentrated on arithmetic circuits. In computing hardware arithmetic circuits are necessary building blocks. Several approximate adder designs have been developed [1]-[3].

A few approximate designs have been developed to reduce the overall error by intentionally allowing errors in lower bits with shorter carry chain in addition operation. ACA starts with an approximate adder and it with an error detection and correction circuit. Its approximate adder contains significant redundancy, and the error detection/correction circuit further increases area overhead.

In this paper, we propose a new carry-prediction based accuracy configurable adder design: simple accuracy reconfigurable adder (SARA). It is a simple design with less area compared to error correction based configuration. ACA designs can be generally categorized into two groups: error-correction-based configurations and carryprediction-based configurations. Carry-prediction-based method is shown in Fig.1.



Fig-1: Carry-prediction-based configurable adder.

2. SIMPLE ACCURACY-RECONFIGURABLE ADDER:

An *N*-bit adder operates on two addends $A = (a_N, a_{N-1}, ..., a_i, ..., a_1)$ and $B = (b_N, a_{N-1}, ..., b_i, ..., b_1)$. For bit *i*, its carry-in is C_{i-1} and its carry-out is C_i .



Fig-2: (a) Conventional full adder. (b) Carry-out selectable full adder. (c) Carry-in configurable full adder.

Conventional Full adder:

$$g = a_i \cdot b_i$$
$$p_i = a_i \oplus b_i$$

International Research Journal of Engineering and Technology (IRJET) Volume: 05 Issue: 12 | Dec 2018 www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

$$s_i = p_i \oplus c_{i-1}$$

IRTET

$$c_i = g_i + p_i \cdot c_{i-1}$$

Carry Out selectable Full adder:

$$c_i^{prdt} = g_i$$

Carry in configurable Full adder:

$$s_i = p_i \oplus c_{i-1}$$

$$c_i = g_i + p_i \cdot \hat{c}_{i-1}$$

 $\hat{c}_{i-1} = c_i^{prdt}$ in approximate mode $\hat{c}_{i-1} = c_i$ in accurate mode

In SARA, an N-bit adder is composed of K segments of L-bit subadders, where K = N/L. Each subadder is almost the same as RCA except that the MSB of a subadder, which is bit i, provides a carry prediction as $c_i^{prdt} = g_i$



Fig-3: Design of SARA

The delay of sum bit depends on the carry chain propagated from its lower bits in multibit adder. When c_i^{prdt} is propagated, the delay of S_{j+1} is reduced as its path is shorten to be between bit i - 1 and j + 1.





Fig-4: Implementation of 16-bit adder in (a) RCA and (b) SARA.

As show in Fig-5, the 16-bit SARA working in approximate mode the sum S_9 uses the accurate carry C_8 from a lower subadder (bits 5 to 8). But C_8 is propagated from approximate carry c_4^{prdt} of another subadder (bits 1 to 4). In SARA the delay of S_9 is about six stages. In RCA, the delay of sum bit S_9 is nine stages. Comparing these two designs in SARA the delay of sum bit S_9 is reduced by three stages.

DELAY-ADAPTIVE RECONFIGURATION OF SARA:

The configuration decided accuracy is by selfarchitecture/system-level applications. А configuration technique has been proposed for the scenarios where architecture/system-level choice is either unclear or difficult. The actual worst case path delay depends on addend values then self-configuration technique designed. A carry is propagated through several consecutive bits because of the actual path delay is large. When the actual carry propagation chain is short, there is no need to use approximation configuration, which is intended to cut carry chain shorter. A proposed a DAR technique: the output of a MUX in SARA is set to approximation mode only when a potentially long carry chain is detected.



Fig-5: Design of DAR for SARA operating in (a) approximate mode and (b) accurate mode



IRJET Volume: 05 Issue: 12 | Dec 2018

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

The detection window size W decides the tradeoff between the accuracy and the effective carry chain length in accurate mode, which is L + W. When W increases, the error rate decreases while the critical path length in accurate mode increases.

EXPERIMENTAL RESULTS:

In proposed design, and evaluate the subadder bit-width of 1, 4, and 8 bits, referred to as SARA1, SARA4 and SARA8 respectively.

Table 1: Comparison of 16bit adder by different designs

| | Area(LUT's) | Delay(ns) | Accuracy | |
|------------|-------------|-----------|----------|--|
| SARA4_DAR2 | 27 | 2.689 | High | |
| SARA4_DAR2 | 26 | 4.521 | High | |
| SARA8 | 25 | 2.605 | Moderate | |
| SARA4 | 24 | 1.767 | Moderate | |
| SARA1 | 17 | 0.942 | Less | |

APPLICATION:

Extension to Multiplier:

Multiplier is considered as a much bigger component of power consumption in datapath systems. In carryprediction based approximation uses generate bit to predict the carry from lower segments. The delay can be restrained to a smaller value with shorter critical path in carry propagation. Further extension of our technique to multiplier depends on the multiplication structure used in hardware implementation. There is a variety of hardware designs for multiplication, according to the structures of reduction tree.

Here the 8x8 wallace multiplier is implemented. It is an efficient hardware implementation of a digital circuit that multiplies two integers. Wallance multiplier is designed with ripple carry adder and Simple accuracy reconfigurable adder. When compared to RCA design with SARA Wallance multiplier delay is reduced.



Chart -1: 8x8 Wallace multiplier with RCA and SARA

| Name | Value | 1,800 ns | 1,850 ns | 1,900 ms | 1,950 ms |
|---------------------------------------|---------------------|----------|--------------|----------|----------|
|) 🕌 a[23] | 254 | | 254 | | |
| • • • • • • • • • • • • • • • • • • • | 254 | | 254 | | |
| 🕨 🕌 p[16:0] | 64516 | | 64516 | | |
|) 🙀 (ji 50) | 29970 | | 28970 | 1 | |
| 🕨 🙀 dji 5.0] | 65516 | | 65516 | | |
| 🕨 🙀 e(150) | 32297 | | 32297 | 1 | |
|) 🙀 (150) | 65492 | | 65462 | ! | |
|) 🙀 gB0] | 472 | | 92 | | |
| 🕨 🙀 1480] | 740 | | 74 | | |
| 🕨 🙀 w(80) | 252 | | 252 | | |
|) 🙀 (000) | 504 | | 504 | | |
|) 🙀 (j060) | 1764 | | 1754 | | |
| N 📕 #64 | 1923440390097143465 | - | 183764730118 | 1000 | |

Fig-6: Simulation results of 8x8 Wallace multiplier by RCA



Fig-7: Simulation results of 8x8 Wallace multiplier by SARA

3. CONCLUSION

In this paper DAR with SARA design is proposed. SARA significantly reduces the power and area compared to the latest error correction configurable adder. Further the accuracy –power –delay efficiency is improved by including DAR technique. The efficiency of the adder is demonstrated by applying it in multiplier circuit.

REFERENCES

- J. Han and M. Orshansky, "Approximate computing: An emerging paradigm for energy-efficient design," in Proc. IEEE Eur. Test Symp., May 2013, pp. 1–6.
- [2] S. Venkataramani, K. Roy, and A. Raghunathan, "Substitute-and simplify: A unified design paradigm for approximate and quality configurable circuits," in Proc. Conf. Design, Autom. Test Eur. (DATE), 2013, pp. 1367–1372.



- [3] S. Mazahir, O. Hasan, R. Hafiz, M. Shafique, and J. Henkel, "An area-efficient consolidated configurable error correction for approximate hardware accelerators," in Proc. Design Autom. Conf. (DAC), 2016, pp. 1-6.
- [4] A. B. Kahng and S. Kang, "Accuracy-configurable adder for approximate arithmetic designs," in Proc. Design Autom. Conf. (DAC), 2012, pp. 820-825.
- [5] M. Shafique, W. Ahmad, R. Hafiz, and J. Henkel, "A low latency generic accuracy configurable adder," in Proc. Design Autom. Conf. (DAC), 2015, pp. 1-6.
- [6] V. Benara and S. Purini, "Accurus: A fast convergence technique for accuracy configurable approximate adder circuits," in Proc. IEEE Comput. Soc. Annu. Symp. VLSI, Jul. 2016, pp. 577–582.