International Research Journal of Engineering and Technology (IRJET) e-ISSN: 2395-0056
Volume: 04 Issue: 08 | Aug -2017 www.irjet.net p-ISSN: 2395-0072

Hardware Simulation of QPSK Modulator

Kiran M. Chaudhari, Prof. Komal Kanojia

Abstract - QPSK is a extensively used digital modulation method in wi-fi communication along with TDMA mobile cellphone, OFDM, Bluetooth, satellite tv for pc communication and many others. due to its higher noise immunity, bandwidth efficiency and easier circuitry. speed, electricity and region are the three major elements considered even as designing any digital machine. Low strength devices are continually traumatic for electronic gadgets due to the fact that electricity intake is one of the major elements; the focus is given on reducing the energy consumption of the device. To reduce the energy intake the scale of real block diagram is decreased by using disposing of a few blocks so as to provide the same output signal. in this paper a QPSK modulator is proposed and discussed to enforce on alteras quartus II 13.1 web version software program tool with the usage of lively HDL coding.

1 INTRODUCTION

Modulation is the technique of sending statistics signal over service signal to reduce the noise or fading impact. they're specifically divided into two classes i.e. analog and virtual. In analog modulation service sign is modulated with the help of analog statistics signal and in digital it modulates with virtual sign. virtual modulation is known as shift keying because on this, the carrier signal is shifted in amplitude, frequency or phase by virtual enter sign.

One of a kind PSKs may be received through M-ary PSK, where M is the no. of states or no. of phase shifts that is depend upon the no. of indicators are blended for modulation. In QPSK signals are combined for modulation. BER of QPSK is higher than better order PSK signals consisting of eight-PSK, sixteen-QAM, 32-QAM and many others. which can be easily suffering from noise. At higher order PSK, larger bandwidth is require for higher facts switch rate and devour more strength, whereas QPSK is extra bandwidth as well as strength green.

There are lots of packages which are used in QPSK modulator, out of which few are of battery operated devices consisting of Bluetooth, TDMA mobile conversation, medical Implant verbal exchange services (MICS) etc. consequently it's miles important to limit the electricity intake of these gadgets so that the battery will remaining for longer time. it can be reduce by decreasing length of circuit or decreasing the rate of operation.

The QPSK modulator can modulate two signals in same frequency band as proven in fig. 1. every signal is to be transformed from analog to virtual, then modulate one signal with sine and some other with cosine which offers four extraordinary segment shifts with alerts, through including those two phase shifted indicators we get QPSK output signal [1]. The QPSK signal can be given as

$$S_{QPSK} = \sqrt{\frac{2Es}{Ts}} \cos(2\pi f_c t + (i\text{-}1) \frac{\pi}{2}) \qquad (1)$$

for $i = 1, 2, 3, 4$

Where,

$\sqrt{\frac{2Es}{Ts}}$ = Constant amplitude with E_s energy and T_s time period of the signal

f_c= Frequency of carrier signal

i = phase no. of signal as per the symbols of the data signal

from the trigonometric equation given below,

$$\cos(A+B) = \cos(A)\cos(B) - \sin(A)\sin(B) \qquad (2)$$

Fig.1. indicates that separate sine and cosine waves are generated which require ROM's [2]. that is then modulated via the entire binary signal. ones signals are modulated then introduced to generate the QPSK signal. A majority of these method is communicate in [5] with format glide diagram. from eq. (2) we are able to write

$S_{QPSK}=\sqrt{\frac{2Es}{Ts}}\cos(2\pi f_c t)\cos[(i\text{-}1)\frac{\pi}{2}]-\sqrt{\frac{2Es}{Ts}}\sin(2\pi f_c t)\sin[(i\text{-}1)\frac{\pi}{2}]$ (3)

There are two signals in QPSK signal i.e. in phase I(t) and Quadrature phase Q(t). Which is given in eq. (3) can be written as $S_{QPSK}=\sqrt{\frac{2}{Ts}}\cos(2\pi f_c t)\, I(t)-\sqrt{\frac{2}{Ts}}\sin(2\pi f_c t)\, Q(t)$ for $i = 1, 2, 3,4$. Where, $I(t)=\sqrt{Es}\cos[(i-1)\frac{\pi}{2}]$ and $Q(t)=\sqrt{Es}\sin[(i-1)\frac{\pi}{2}]$



Fig. 1. Conventional block diagram of QPSK modulator.

Output QPSK waveform with 4 unlike phase shifts is as exposed in fig. 2. In this, we can see that in support of each symbol phase angle of unique signal is different.

3 PROPOSED WORK

we will see, day by day the digital devices are getting smaller, many studies is going on to minimize the dimensions of the design which reduce the power consumption of the device, subsequently price of the device gets reduce.

If we observe the QPSK output waveform, we found that there may be a sinusoidal wave transferring with the trade in symbol and the section angle is equal for one of a kind symbol as proven in fig. 4, method we are able to say that, for specific image there can be precise phase shift output sign. So, as opposed to producing the section shift by means of multiplying information signal with carrier one, we will simply shop the sign in ROM and get in touch with it for precise symbol from specific segment. It means the output waveform can be the equal sinusoidal sign with beginning from precise phase perspective.

In this example we don't require multiple ROM to keep our signal considering that it's far most effective the sinusoidal sign. We just have to begin the output signal from one-of-a-kind segment attitude according to enter symbol (00, 01, 11, 10). The phase shift perspective can be 0, 90, 180 and 270 degree or it is able to be 45, 135, 225 and 315 degree. In proposed block diagram as shown, we're transferring signal from 45 degree. The constellation diagram shows the phase attitude and amplitude of signal for different symbols. In above diagram the section angles are 45, 135, 225 and 315 degree for "0 0", "0 1", "1 1" and "1 0" respectively. The symbols are taken as gray codes i.e. one bit trade in step with image or 90 degree section shift consistent with image

Table 1.Phase shifted signal for different input symbols

Symbol	Bits	S(t)	Phase (Deg.)	Mod. Signal
S1	00	$\sqrt{\frac{2Es}{Ts}}\cos(2\pi f_c t + \frac{\pi}{4})$	45^0	
S2	01	$\sqrt{\frac{2Es}{Ts}}\cos(2\pi f_c t + \frac{3\pi}{4})$	135^0	
S3	11	$\sqrt{\frac{2Es}{Ts}}\cos(2\pi f_c t + \frac{5\pi}{4})$	225^0	
S4	10	$\sqrt{\frac{2Es}{Ts}}\cos(2\pi f_c t + \frac{7\pi}{4})$	315^0	

Above table shows the phase trade of the sign is depend upon the change in symbols, each symbol is having particular section perspective or sign sample.

The proposed block diagram is shown in figure. 5, the dimensions of the layout is reduced up to a whole lot quantity, noumber of blocks are few in comparison to standard block diagram. In proposed block diagram simplest one ROM is used for provider sign rather than ROMs for sine and cosine sign generator. each block of proposed block diagram is as explained underneath,

Carrier Source: It affords a sinusoidal carrier sign of specific frequency that's modulated with the aid of the data sign. A ROM is used to save the amplitude values of the sign which may be study by using VHDL coding for FPGA to provide sine sign. On board frequency is in MHz that is high to have a look at the output signal on DSO, a shift sign up may be growing to provide various frequency alerts.

Phase shifter: It shifts the sine sign into 4 one-of-a-kind angles as proven in fig. five. it's far not anything but the ROM which saved the sinusoidal signal and we are sending the signal on the output with different starting point of signal or special phase attitude that's precise for exclusive symbols. Truly it is a DMUX which takes one input as service signal i.e. sinusoidal sign and giving output as special segment shifted sinusoidal signal. those output are decided on by means of select strains that are input signals I and Q.

Shift register: almost we take enter records alerts to modulate them with identical provider signal, however on board we need to generate two indicators from a random signal. here we are taking one facts signal and keeping apart it into two sign i.e. Serial in Parallel out (SIPO).

Fig. 1. Proposed block diagram of QPSK modulator

Multiplexer: It selects best one sign at a day trip of 4 shifted signals and gives as output QPSK signal. The sign is chosen through two choose lines I and Q, method output might be the phase shifted sign according to the input symbol.

DAC: To put all the designed blocks into Field Programmable Gate Array (FPGA) packages which gives output digital QPSK signal, so we need to convert it into analog form using DAC. The waveform can be determined on DSO. The ROM incorporates values of sinusoidal signal, it calls for a clock to examine the values i.e. one value in line with clock pulse, similarly shift sign in require a clock sign to take enter statistics signal then

$T = \frac{1}{fc} * x = T_d$

Where,

T = Time period of sine signal

x = No. of values stored in the ROM

f_c = clock frequency applied to carrier signal

T_d = Time period of data signal

To divide the frequency a divider block with issue x is required to design, it'll take the enter clock frequency f_d that is to be divided through x to get the frequency identical to frequency of sine signal. In this paper, active HDL tool is located to generate the blocks with VHDL coding. The FPGA kit might be use to implement these blocks on hardware to have a look at the output waveform. But the FPGA is a digital circuit which offer virtual output sign subsequently we need a DAC to covert this sign to analog one and it may be observe on ModelSim-Altera Starter Edition 13.1.0.162 version software. Before this the alteras quartus II 13.1 web version software is used to verify the block diagram and check its output waveforms.

4 CONCLUSIONS

In this paper we attempt to reap a design with a view to supply the equal result by minimizing its size or area. The decreased length of the design will lessen the strength consumption. The proposed block diagram replaces several block diagram consisting of adder, multiplier and minimizes no. of ROMs on the way to help to increase velocity of operation of the layout. It means proposed block diagram attempt to enhance all of the three main factors which can be taken into consideration for any device layout. The contrast of overall performance among traditional and proposed layout can be achieved on alteras quartus II 13.1 web version software that is better than previous designs with respect to space, device usage, energy consumption and many others factors.

REFERENCES

[1] S.O. Popescu, A.S.Gontean and D.Ianchis, "QPSK Modulator on FPGA," , IEEE 9th International Symposium on Intelligent Systems and Informatics, September 8-10, 2011, Subotica, Serbia
[2] Wenmiao Song, Qiongqiong Yao, "Design and Implement of QPSK Modem Based on FPGA".
[3] Michal Kováč "BPSK, QPSK Modulator Simulation Model"
[4] A. Amsavalli, K.R. Kashwan, "FPGA Implementation of Low Complexity VLSI Architecture for DS-CDMA Communication System", International Journal of Computer Applications (0975 – 8887) Volume 42– No.20, March 2012
[5] K. A. Monpara, S. B. Parmar, "Design and Implementation of QPSK Modulator Using Digital Subcarrier", Journal of Information, Knowledge and Research in Electronics and Communication Engineering, ISSN: 0975 – 6779, Nov 11 to Oct 12, Volume – 02, Issue - 01 p.no. 394-398
[6] G. Elamary, G. Chester, J. Neasham, "A Simple Digital VHDL QPSK Modulator Designed Using CPLD/FPGA for Biomedical Devices Applications", Proceedings of the World Congress on Engineering 2009 Vol. I, WCE 2009, July 1 - 3, 2009, London, U.K.
[7] A. M. Moubark, Mohd. Alauddin Mohd. Ali, Sawal Hamid Md Ali, Hilmi Sanusi, "FPGA Implementation of Low Power Digital QPSK Modulator using Verilog HDL", Journal of Applied Science 13(3): 385-392, 2013
[8] A.M.Bhavikatti, Subhash Kulkarni, Uday Kalyani, " FPGA Implementation of π/4 -QPSK Modulator and Demodulator", IJCEM International Journal of Computational Engineering & Management, Vol. 15 Issue 4, July 2012
[9] T. Sakla, D. Jain, S. Gautam, "Implementation of Digital QPSK Modulator By Using VHDL /Matlab", International Journal of Engineering Science and Technology Vol. 2(9), 2010,pp.4827-4831
[10] B. Krongold, Timo Pfau, N. Kaneda and S. C. Jeffrey Lee, "Comparison Between PS-QPSK and PDM-QPSK With Equal Rate and Bandwidth", IEEE Photonics Technology Letters, Vol. 24, No. 3,pp. 203-205 Feb. 1, 2012
[11] Jason H. Anderson, F. N. Najm, and Tim Tuan, "Active Leakage Power Optimization for FPGAs", pp. 33-41.