

DESIGN OF HYBRID PARALLEL PREFIX ADDERS

S. Sadiq Basha

Dept. of ECE
Vemu Institute of Technology
Chittor,A.P
Sadiqbasha4u@gmail.com

H. Chandra Sekhar

Associate Professor , ECE
Vemu Institute of Technology
Chittor, A.P

Abstract — In this paper, hybrid parallel prefix adders are implemented which uses the residue number systems of reverse converters. The parallel prefix adders provide high speed but consume more power. So, hybrid parallel prefix adders are introduced which uses the modulo addition and consumes less power. These hybrid adders are implemented using parallel prefix structures.

Index Terms— parallel prefix, adders, residue number system, power, hybrid adders.

I. INTRODUCTION

In the recent years, the rapid growth of wireless communication and the handheld portable devices leads to demand on performance, cost, time to market and power. The battery powered devices requires high performance and low power consumption. So, there is need for the systems that computes fast operations and make use of power efficiently. The residue number system plays a significant role in battery based devices as it consumes less power and delay. Residue number system (RNS) is a non-weighted system which uses the residues of the number. The Residue number system consists of

1. Moduli set selection
2. Forward converter.
3. Arithmetic unit
4. Reverse converter.

Arithmetic operations on residues is done in parallel on every moduli without carry propagation between them. i.e. the RNS provides carry free operation which enhances the speed of operation and consumes low power. The RNS can also be applied in discrete Fourier transforms, fast number theoretic operations, image processing and digital signal processing (DSP) etc.

The basis for the RNS is a set of pair wise prime integers called the moduli set and the performance depends on the set that is chosen. In RNS an integer is divided into a set of smaller integers which is processed individually and parallel. The forward converter consists of binary to residue conversion and the reverse converter consists of residue to binary conversion.

II. PARALLEL PREFIX ADDERS

The main disadvantage of conventional adders is delay. Parallel prefix adders operation is based on carry look ahead adders. So, it performs with high speed computation. These adders execute the operation in parallel by decomposing into smaller pieces and the outcome of operation depends on initial inputs.

The parallel prefix operation is done in 3 stages. i.e. pre processing stage, calculation of carries, post processing stage.




Fig 1 Parallel prefix adder operation

In the pre calculation stage propagate and generate terms are calculated.

$$\begin{aligned} \text{i.e. } P_i &= a_i \text{ xor } b_i \\ G_i &= a_i \text{ and } b_i \end{aligned}$$

The calculated values are passed to next stage i.e. calculation of carries. In this the components are seen in the prefix graph.




Fig 2 Carry calculation of parallel prefix adder

The execution is done in parallel by decomposing into smaller pieces. The combining operator consists of two AND gates and the OR gate. Each vertical stage produces respective propagate and generate values.

$$G2 = G1 \text{ OR } (G0 \text{ AND } P1)$$

$$P2 = P1 \text{ AND } P0$$

The calculated carry values are forwarded to the post processing stage. In this stage the final sum values are calculated.

$$S_n = P_n \text{ XOR } C_{in}$$

There are many types of parallel prefix adders. Some of them are

- J.Sklansky – conditional adder.
- Ladner- Fisher adder.
- Kogge- Stone adder.
- Brent- Kung adder.
- Han Carlson adder.

KOGGE –STONE ADDER

One of the parallel prefix adder is kogge stone adder. Kogge stone adder is used for high speed applications but it consumes more area. The wiring in carry calculation stage is more. The delay of this structure is log₂ n. This structure faces a problem with fan-out as it uses recursive algorithm.




Fig 3 Kogge Stone adder

BRENT KUNG ADDER

Brent kung adder is for high speed applications with low power consumption. Its fan-out is minimum when compared to other parallel prefix adders, as it uses less wiring. The delay for this structure is [2log₂]. The BK adder compute prefixes for 2 bit groups.




Fig 4: Brent Kung adder

III. REVERSE CONVERTER HYBRID STRUCTURES

As the reverse converter involves the conversion of residue numbers to binary, it contains complex and non modular structure. Parallel prefix adders are not suitable

for reverse converters as these adders consume more power. So, the hybrid adders are used in reverse converters which use the parallel prefix adders. In reverse converters, several parallel prefix adders can be incorporated.

HRPX BK STRUCTURE

Hybrid regular parallel prefix XNOR/OR performs the binary addition with the BK adder in the first part and in the second part of addition, simplified logic with RCA is used




Fig 5: HRPX with BK

The full adders are replaced with XOR/OR gates. The HRPX adder performs the $(4n+1)$ addition where $n=4$. The carry propagate adder with end around carry(EAC) produces double zero representation with a moduli $2n-1$ adder. In reverse converters single zero representation is sufficient. So, a detector is needed for this representation which increases the delay.

HMPE BK STRUCTURE

Hybrid modular parallel prefix excess-1 structure resolves the double zero representation. The HMPE structure contains two units : Regular prefix adder and the excess-1 unit.




Fig 6: HMPE with BK

HMPE KS STRUCTURE

In this paper, HMPE with kogge stone adder is also designed.




Fig 7: HMPE with KS

The result from this structure is incremented based on the control signal generated by the prefix structure. The main advantage of the excess -1 unit contains less number of logic gates compared to n bit full adder structure.






Fig 8: Excess-1 unit

III. RESULTS


Simulation result of HRPX BK structure



Simulation result of HMPE BK structure



Simulation result of HMPE KS structure



V. CONCLUSION

Residue number system based reverse converter is designed which performs the addition for moduli sets. Parallel prefix adders are employed with the hybrid adders to achieve high speed computation and low power consumption. As a future work, the bit size can also be increased and various parallel prefix adders can also be added.

VI. REFERENCES

- [1] S. Antão and L. Sousa, "The CRNS framework and its application to programmable and reconfigurable cryptography," *ACM Trans. Archit. Code Optim.*, vol. 9, no. 4, p. 33, Jan. 2013.
- [2] A. S. Molahosseini, S. Sorouri, and A. A. E. Zarandi, "Research challenges in next-generation residue number system architectures," in *Proc. IEEE Int. Conf. Comput. Sci. Educ.*, Jul. 2012, pp. 1658-1661.
- [3] K. Navi, A. S. Molahosseini, and M. Esmaildoust, "How to teach residue number system to computer scientists and engineers," *IEEE Trans. Educ.*, vol. 54, no. 1, pp. 156-163, Feb. 2011.
- [4] Y. Wang, X. Song, M. Aboulhamid, and H. Shen, "Adder based residue to binary numbers converters for $(2n - 1, 2n, 2n + 1)$," *IEEE Trans. Signal Process.*, vol. 50, no. 7, pp. 1772-1779, Jul. 2002.
- [5] B. Ramkumar and H. M. Kittur, "Low power and area efficient carry select adder," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 2, pp. 371-375, Feb. 2012.
- [6] R. A. Patel, M. Benaissa, and S. Boussakta, "Fast parallel-prefix architectures for modulo $2n - 1$ addition with a singlerepresentation of zero," *IEEE Trans. Comput.*, vol. 56, no. 11, pp. 1484-1492, Nov. 2007.
- [7] L. Sousa and S. Antao, "MRC-based RNS reverse converters for the four-moduli sets $\{2n + 1, 2n - 1, 2n, 22n + 1 - 1\}$ and $\{2n + 1, 2n$

- 1, $22n$, $22n+1 - 1$ },” *IEEE Trans. Circuits Syst. II*, vol. 59, no. 4, pp. 244–248, Apr. 2012.

[8] A. Omondi and B. Premkumar, *Residue Number Systems: Theory and Implementations*. London, U.K.: Imperial College Press, 2007.

[9] B. Parhami, *Computer Arithmetic: Algorithms and Hardware Designs*, 2nd ed., New York, NY, USA: Oxford Univ. Press, 2010.

[10] J. Chen and J. Hu, “Energy-efficient digital signal processing via voltageover scaling-based residue number system,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 7, pp. 1322–1332, Jul. 2013.

[11] C. H. Vun, A. B. Premkumar, and W. Zhang, “A new RNS based DA approach for inner product computation,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 8, pp. 2139–2152, Aug. 2013.