

GRAPHENE BASED TUNNEL FET

Jaya Verma

Centre for Nanotechnology Research Vellore Institute of Technology, Vellore

Taminadu-632007, India

Abstract -In this paper, Graphene Based Tunnel Field Effect Transistor is presented. Graphene based tunnel field effect transistor mainly based on quantum tunneling from a graphene electrode through a thin insulating barrier. Graphenes are mainly used for grow film on substrate having much lower thermal coefficient. For preparing this hexagonal boron nitride are used with oxidized Si wafer (300 nm of SiO₂) and DRY transfer procedure are used to obtain monolayer graphene on to hbN crystal (20-25 nm thick) and this graphene layer reports for Dirac point . For tunneling of the device considered 1 to 30 hbN layers and doping concentration for encapsulated graphenes are approximately 0 and 10¹¹ that describes current-voltage characteristics over a wide range of operating conditions and provides viable route for high speed graphene tunnel field effect transistor with higher stability. The lack of an OFF state has been the main obstacle to the application of graphene based transistors in digital circuits. Recently vertical graphene tunnel field effect transistors with a low OFF state current have been reported; however, they exhibited a relatively weak effect of gate voltage on channel conductivity.

Key Words: Graphene, Tunnel Field Effect Transistor, Gate Voltage

1.Introduction

Graphene is highly transmittance material around 97.7% with high current density (10⁸ amp /cm²). This material is most stronger than steel having 1100 GPa modulus and have atwo dimension honey combed structure of allotrope Carbon. Bare graphene is a semimetal with a zero band gap and shows performance of sp² hybridized material as shown in fig-1.

A graphene based tunnel FET possess unique high frequency properties due to their high carrier mobility. Application of these FETs in digital circuits is, however, impossible due to the low ratio of ON to OFF state currents¹⁻⁴.




Fig -1: Graphene structure

The vertical construction represented two parallel graphene sheets (source and drain) separated by a thin tunnel transparent dielectric layer of boron nitride. Both the barrier height and electron density in the contacts were controlled by the bottom gate. The measured characteristics showed that the influence of the gate voltage on the channel conductivity was weak (non-exponential) and the ON/OFF ratio reached only 50. The dependence of the current on the gate voltage in the proposed device is exponential with an inverse sub threshold slope reaching (60 mV/dec)⁻¹ at room temperature. Considering the current-voltage characteristics of the device we take into account simultaneously both tunnel and thermionic current and show that the inverse sub threshold slope of the proposed FET (as well as of any schottky barrier FET) is limited to (60 mV/dec)⁻¹. The performance of graphene-based tunnel field effect transistors has been hampered by graphene's metallic conductivity at the neutrality point (NP) and the unimpeded electron transport through potential barriers due to Klein tunneling, which limit the achievable ON-OFF switching ratios to ~10³ and those achieved so far at room temperature to less than 10. These low ratios are sufficient for individual high-frequency transistors and analogue electronics but they present a fundamental problem for any realistic prospect of graphene-based integrated circuits. A possible solution is to open a band gap in graphene, for example by using bilayer graphene, nanoribbons, quantum dots or chemical

derivatives but it has proven difficult to achieve high ON-OFF ratios without degrading graphene’s electronic quality⁵⁻⁶.

Here Table-1 shows some special properties⁸of graphene that are useful in fabrication of graphene based tunnel FET.

Table -1:Properties of Graphene

Parameter	Value and units	Observations
Mobility	40 000 cm ² /VS	At room temperature (intrinsic mobility 200 cm ² V ⁻¹ s ⁻¹ in suspended structures)
Mean free path (ballistic transport)	200- 300 nm	At room temperature
Fermi velocity	c/300=1000000 m/s	At room temperature
Thermal Conductivity	5000 W/m K	Better thermal conduct than in most crystals

2.Methodology

The development of GFET devices has been accompanied by the appearance of electrical models that can be used to describe the electrical characteristics of the device. For convenience of characterization, both source and drain electrodes were made from graphene layers in the multi terminal Hall bar geometry. This allows us to measure not only the tunnel current-voltage curves (I-V) but also the behavior of the graphene electrodes, thus providing additional information about the transistor operation⁷.

To fabricate the device shown in Fig -2 we first prepared relatively thick hBN crystals on top of an oxidized Si wafer (300 nm of SiO₂). Graphene was then transferred onto a selected hBN crystal (20 to 50 nm thick) using a dry transfer procedure. After deposition of metal contacts (5nmTi/50nm Au) and etching to form a multi terminal Hall bar mesa, the structure was annealed at 350°C in hydrogen-argon atmosphere. In this structure this hBN layer served as the tunnel barrier⁸.




Fig-2:Schematic view of the proposed GTFET structures(a) tunnel contact in the middle of the channel (b) tunnel contact near the drain.

2.1 Tunnel Field Effect Transistors with graphene channels

Assuming that the Fermi level in graphene at the source and drain contacts is located exactly between the conduction and valence bands (at the so called Dirac point), one can directly obtain the electron and hole concentrations in the channel. As $e\Phi_0$ is the local Fermi energy, at low temperatures ($kT \ll e\Phi_0$) and a positive gate potential one arrives at a simple expression for the electron concentration

$$N_e = e^2 \Phi_0^2 / \pi \hbar^2 v F^2$$

The potential in the tunnel contact, determining the height of the barrier for tunneling electrons, significantly depends on the ratio L/d in structures with a barrier in the middle of the channel. It is reasonable to assume that for long barriers ($L \gg d$) the potential inside the barrier equals V_G almost everywhere except near the graphene edges. At $L \ll d$, on the contrary, the gate potential almost does not penetrate into the tunneling gap. In this case the barrier height counted off from the Dirac point does not depend on the gate voltage; the latter just controls the charge carrier concentration in graphene, here the gate voltage barely affects the barrier height.

In the following we considered two characteristic potential profiles along the FET channel. The first one corresponds to a long tunnel gap in the middle of channel the corresponding band diagram is shown in Fig-2. The second type of potential distribution corresponds to a FET with a tunnel contact outside the gated section, the corresponding band diagram is presented in Fig. 3. We also assumed that the applied source–drain voltage drops only at the tunnel contact but this assumption is valid if the resistance of the tunnel contact markedly exceeds the resistance of the graphene sheet. In both situations (Figs. 2

and 3) the tunnel barrier will be treated as trapezoidal in form⁹⁻¹⁰.




Fig.-3.1:Band diagrams for a graphene FET with a tunnel contact in the middle of the channel ($L \gg d$) at zero drain voltage (from the top) and positive drain voltage V_D . A cross indicates the position of the Dirac point with respect to the band diagram.

Fig-3.2:Band diagrams for a graphene FET with a tunnel contact near the drain at zero drain voltage (from the top) and positive drain voltage V_D . A cross indicates the position of the Dirac point with respect to the band diagram.

2.2.Simulation methodology and characteristics

MATLAB software is used for simulation of graphene based tunnel field effect transistor. The simulator allows ready definition of a wide variety of complex device material and their properties¹¹⁻¹³.The characteristics of a graphene tunnel FET with a short tunnel gap near the drain exhibit a completely different behavior, At V_G close to zero, corresponding to tunneling from states close to the NP, the tunneling DOS in both graphene layers is small and non-zero, due to residual doping, disorder and temperature. In fig-4 $I_D - V_G$ curve is obtained using MATLAB software. This curve explains qualitatively the main features in the measured data in GTFET.




Fig-4:Current vs. gate voltage for a graphenebased tunnel FET with a tunnel contact near the drain.

3.Result and Discussion

In this paper we have tried to analyze the fabrication process of GTFET and I-V characteristics of graphene based TFET. The characteristics of a graphene tunnel FET with a short tunnel gap near the drain exhibit a completely different behavior that a power law dependence of the current on gate voltage was observed when the gate affected only the density of states of tunneling electrons but not the barrier height. As it was discussed earlier that it is accurate enough to capture the electrical characteristics of the devices. The simulated and modeled drain currents of the device shows that the value of the thickness of the top-gate oxide does not affect the accuracy of the model neither does the value of the thickness of the bottom-gate oxide. It provides a perfect platform to explore the unique electronic property in two dimension. It can be embedded in circuit simulation tools. .

Here two tables are shown below, table-2 for Drain Current and gate voltage for a graphene tunnel FET with a tunnel contact near the drain for different constant values of drain voltage, gap length is $L = 1$ nm, gate dielectric thickness is $d = 5$ nm, temperature is $T = 300$ K.

Table-2:

Drain Voltage (V_D) (Volt)	Gate Voltage (V_G) (Volt)			Drain Current (I_D) (mA)		
	1	2	3	0.1	0.4	1.0
0.4	1	2	3	0.05	0.2	0.4
0.2	1	2	3	0.01	0.03	0.2
0.1	1	2	3	0.001	0.003	0.02

Table-2 for Gate Current and Drain voltage for a graphene tunnel FET with a tunnel contact near the drain for different constant values of Gate Voltage .gap length is $L = 1$ nm, gate dielectric thickness is $d = 5$ nm, temperature is $T = 300$ K.

Table-3:

Gate Voltage (V_g) (Volt)	Drain Voltage (V_d) (Volt)			Gate Current (I_g) (mA)		
	0.2	0.4	0.6	0.2	0.4	0.7
2	0.2	0.4	0.6	0.2	0.4	0.7
1	0.2	0.4	0.6	0.05	0.1	0.3
0.5	0.2	0.4	0.6	0.01	0.03	0.1

From above both of the table we got the results that-Table-2, if we increases the value of gate voltage then drain current will increase for a constant value of drain voltage .Table-3, if we increase the value of drain voltage then gate current will increase for a constant value of gate voltage. Fig-4 shows that for value of gate voltage from 4 - 20 shows no change in drain voltage means it is constant or shows saturation region .if we are comparing graphene tunnel FET characteristics with characteristics of graphene FET we got the result that there is no saturation region for graphene FET means graphene TFET shows high stability performance comparatively to GFET.

4.Conclusion

The graphene is extremely well-suited for high performance tunnel transistors. The grapheneTFET derives its benefit from the material’s properties and the tunneling mechanism, and can simultaneously achieve a high speed and low power dissipation. Device shows largest achievable current in the on state (I_{on}) as well as the smallest current when the device is switched off (I_{off}) and shows high stability with lower dynamic power. The limitation of this device is the value of fitting parameters should be changed from device to device.

References

1. G. Fiori and G. Iannaccone, “Ultralow-voltage bilayer graphene tunnel FET,” IEEE Electron Device Letters, vol.30, no. 10, pp. 1096–1098, Oct. 2009.
2. [url;http://www.nanohub.org/tools/vides](http://www.nanohub.org/tools/vides). DOI:10254/nanohub-r5116.5.(DOI: 10254/nanohub-r5116.5).

3. L. Britnell et al., Science **335**, 947 (2012).
4. K. T. Lam, D. Seah, S. K. Chin, S. B. Kumar, G. Samudra, Y. C. Yeo, and G. Liang “A Simulation study of graphene nanoribbon tunneling FET with heterojunction channel,” IEEE Electron Device Letters, vol. 31, no. 6, pp. 555-557, June 2010.
5. M. Shur, Physics of Semiconductor Devices (Pentice_Hall, Englewood Cliffs, NJ, 1990).
6. F. Schwierz, “Graphene transistors,” Nat Nano, vol. 5, no. 7, pp. 487–496, July, 2010.
7. G. W. Hanson, Fundamentals of Nanoelectronics. Upper Saddle River, NJ, USA: Pearson Education, Inc., 2008.
8. B. Sachs, T. O. Wehling, M. I. Katsnelson, A. I. Lichtenstein. Phys. Rev. **B84**, 195414 (2011).
9. E. Kim, N. Jain, R. J. Gedrim, Y. Xu and B. Yu, “Exploring carrier transport phenomena in a CVD assembled graphene FET on hexagonal boron nitride,” Nanotechnology, vol. 23. No. 12. p. 125 706, March 2012.
10. A. H. Castro Neto, F. Guinea, N. M. R. Peres, K. S. No_voselov, and A. K. Geim, Rev. Mod. Phys. **81**, 109 (2009).
11. MATLAB codes for finite element analysis By A.J.M.Ferreira, vol-157, ISBN 978-1-4020-9199-5, 2009.
12. Modeling and Simulation for Material Selection and Mechanical Design By George E.Totton, ISBN 0-8247-4746-1, 2004.
13. MATLAB-Modeling Programming and Simulations By Emilson Pereira Leite, ISBN 978-953-307-125-1, 2005