

DELAY EFFICIENT BINARY ADDERS IN QCA

K. Ayyanna¹, Syed Younus Basha², P. Vasanthi³, A. Sreenivasulu⁴

¹ Assistant Professor, Department of ECE, Brindavan Institute of Technology & Science, A.P, India

^{2,3,4} Student, Department of ECE, Brindavan Institute of Technology & Science, A.P, India

Abstract

Quantum dot Cellular Automata(QCA) is an abstract model of Quantum computation, devised in analogy to conventional models of cellular automata. QCA have attracted a lot of attention as a result of its extremely small feature size and its ultra low power consumption, making it one candidate for replacing CMOS technology.

As size of the transistors decreases more, then we can accommodate more number of transistors in a single die, by this increase in chip computation capabilities. However, the size of the transistor cannot become smaller. One of the possible approaches that represent solutions in overcoming this physical limit is Quantum-dot cellular automata(QCA). In this brief, we propose a 64bit adder that achieves the best delay trade off.

KeyWords: Adders, Nano computing, Quantum-dot Cellular Automata(QCA).

1. INTRODUCTION

PQCA is a novel emerging technology in which logic states are not stored as voltage levels, but rather the position of individual electrons. Conceptually, QCA represents binary information by utilizing a bi-stable charge configuration rather than a current switch. A QCA cell can be viewed as a set of four "dots" that are positioned at the corners of a square.

A quantum dot is a site in a cell in which a charge can be localized. The cell contains two extra mobile electrons that can quantum mechanically tunnel between dots, but not cells. In the ground state and in the absence of external electrostatic perturbation, the electrons are forced to the corner positions to maximize their separation due to the Coulomb repulsion. The two possible charge configurations are used to represent binary "0" and "1".

QCA is based on the interaction of bi-stable QCA cells constructed from four quantum QCA is a novel emerging technology in which logic states are not stored as voltage levels, but rather the position of individual electrons.

Conceptually, QCA represents binary information by utilizing a bi-stable charge configuration rather than a current switch. A QCA cell can be viewed as a set of four "dots" that are positioned at the corners of a square.

A quantum dot is a site in a cell in which a charge can be localized. The cell contains two extra mobile electrons that can quantum mechanically tunnel between dots, but not cells. In the ground state and in the absence of external electrostatic perturbation, the electrons are forced to the corner positions to maximize their separation due to the Coulomb repulsion. The two possible charge configurations are used to represent binary "0" and "1".

QCA is based on the interaction of bi-stable QCA cells constructed from four quantum.




Fig. 1 QCA Cells

2. BACKGROUND

QCA is a nanostructure consists basic cell of a square four quantum dots structure charged with two free electrons able to tunnel through the dots within the cell. The two electrons will always reside in opposite corners due to the Coulombic repulsion. 1 and 0 are the two possible states that can be associated to the binary states determined by the locations of the electrons in the cell. Although adjacent cells interact through electrostatic forces and tend to align their polarizations, QCA cells do not have intrinsic data flow directionality. The cells within a QCA design are partitioned into the so-called clock zones that are progressively associated to four clock signals, each phase shifted by 90 degrees to achieve controllable data directions. This clock scheme, named zone clocking scheme, makes the QCA designs intrinsically pipelined, as each clock zone behaves like a D-latch.

The basic logic gate for a quantum dot cell is MAJORITY GATE(MG). Majority gate and inverter(NOT) gate are considered as the two most fundamental building blocks of QCA. Fig. 2. shows a majority gate with three inputs and one output. In this structure, the Electrical field effect of each input on the output is identical and additive, with the result that whichever input state("binary 0" and "binary 1") is in the majority becomes the state of the output cell. For example, if input A exist in "binary 0" state and the inputs B and C exists in "binary 1" state since the combined Electrical field effect

of inputs B and C together is greater than that of input A alone.




Fig 2 A QCA majority gate

QCA cells are used for both logic structures and interconnections that can be exploit coplanar cross or the bridge technique. The fundamental logic gates inherently available within the QCA technology are the inverter and the MG. Given three inputs a, b and c, the MG performs the logic function that provides all input cells are associated to the same clock clk (x) [x ranges from 0 to 3], whereas the remaining cells of MG are associated to the clock signal clk(x+1)

$$M(abc) = a . b + b . c + a . c$$

The basic 2-bit module of QCA using majority gate are as shown in the Fig. 3




Fig. 3 Novel 2-bit basic module

The novel 2-bit module shows the computation of the carry $c_{i+1} = M(p_i g_i)$. The n-bit adder is then implemented by cascading $n/2$ 2-bit modules. The carry-in of the adder is $c_{in} = 0$, the signal p_0 is not required and the 2-bit module used at the least significant bit position is simplified. The sum bits are finally computed. It must be noted that the time critical addition is performed when a carry is generated when a carry is generated at the least significant bit position (i.e., $g_0 = 1$) and then it is propagated through the subsequent bit positions to the most significant one.

In this case, the first 2-bit module computes c_2 , contributing to the worst case computational path with two cascaded MGs. The subsequent 2-bit modules contribute with only one MG each, thus introducing a total number of cascaded MGs equal to $(n-2)/2$. considering that further two MGs and one inverter are required to compute the sum bits, the worst case path of the novel adder consists of $(n/2) + 3$ MGs and one inverter.




Fig. (b) Sum Block of n-bit adder

3. RESULT

The proposed addition architecture is implemented for several operands word lengths using QCA . The QCA cells are 18 nm wide and 18 nm high; the cells are placed on a grid with a cell center-to-center distance of 20 nm; there is at least one cell spacing between adjacent wires; the quantum dot diameter All paragraphs must be justified, i.e. both left-justified and right-justified. is 5 nm. A maximum of 16 cascaded cells per clock zone are assumed.

Fig. 4 indicates the Simulation code for the 64-bit adder using VHDL synthesis and Fig.5 indicates the Simulation result of the 64-bit adder using Model sim software.





Fig. (a) Carry Block of n-bit adder

```

10
11 --use WORKING_COMPONENTS.all;
12 entity adder64 is
13     Port ( a,b : in STD_LOGIC_VECTOR (63 downto 0);
14           s1:out STD_LOGIC_VECTOR (63 downto 0);
15           a1:out std_logic_vector(63 downto 0));
16 end adder64;
17
18 architecture Behavioral of adder64 is
19     component adder18to is
20         Port ( a,b : in STD_LOGIC_VECTOR (18 downto 0);
21               s1:out std_logic_vector(18 downto 0));
22     end component;
23     signal s1:std_logic_vector(63 downto 0);
24 begin
25     i1:adder18to port map(a(18 downto 0),b(18 downto 0),s1(18 downto 0));
26     i2:adder18to port map(a(17 downto 0),b(17 downto 0),s1(17 downto 9));
27     i3:adder18to port map(a(16 downto 18),b(16 downto 18),s1(16 downto 10));
28     i4:adder18to port map(a(15 downto 27),b(15 downto 27),s1(15 downto 27));
29     i5:adder18to port map(a(14 downto 36),b(14 downto 36),s1(14 downto 36));
30     i6:adder18to port map(a(13 downto 45),b(13 downto 45),s1(13 downto 45));
31     i7:adder18to port map(a(12 downto 54),b(12 downto 54),s1(12 downto 54));
32     s1(63) <= a(63) xor b(63);
33
34     a1 <= s1(s1(17) & s1(26) & s1(35) & s1(44) & s1(53) & s1(62));
35
36 end Behavioral;
37
38

```

Fig. 4 Code for 64-bit adder**Fig. 5** Simulation result obtained for 64-bit adder**4. CONCLUSIONS**

A new adder designed in QCA was presented. It achieves the speed performances higher than all the existing adders. A 64-bit binary adder designed as described in this brief exhibited a delay and occupied an active area. It achieved speed performances higher than all the existing QCA adders, with an area requirement comparable.

REFERENCES

[1]. C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, "Quantum cellular automata," Nanotechnology, vol. 4, no. 1, pp. 49–57, 1993.
 [2]. M. T. Niemer and P. M. Kogge, "Problems in designing with QCAs: Layout = Timing," Int. J. Circuit Theory Appl., vol. 29, no. 1, pp. 49–62, 2001.
 [3]. J. Huang and F. Lombardi, Design and Test of Digital Circuits by Quantum-Dot Cellular Automata, Norwood, MA, USA: Artech House, 2007.
 [4]. W. Liu, L. Lu, M. O'Neill, and E. E. Swartzlander, Jr., "Design rules for quantum-dot cellular automata," in Proc. IEEE Int. Symp. Circuits Syst., May 2011, pp. 2361–2364.

BIOGRAPHIES

K. AYYANNA completed his Master's Degree in Telematics and Signal processing from National Institute of Technology Rourkela and presently working as an Assistant Professor in Brindavan Institute of Technology and science, Kurnool A.P. His area of interest are Signal processing, Image processing and Communication systems. He is the life time member in ISTE.



Syed Younus Basha pursuing bachelor's Degree in Electronics Communication and Engineering from Brindavan Institute of Technology and science, Kurnool A.P.



P. Vasanthi pursuing bachelor's Degree in Electronics Communication and Engineering from Brindavan Institute of Technology and science, Kurnool A.P.



A.Sreenivasulu pursuing
bachelor's Degree in Electronics
Communication and Engineering
from Brindavan Institute of
Technology & science, Kurnool A.P