

Implementation of OFDM transmitter and receiver on FPGA with Verilog using Mixed Radix8-2 Algorithms

Mr. Salman shah, Mr.D.S Patil*

Dept. of Electronics Engg and Technology, North Maharashtra University Jalgaon, India

*patildsp@rediffmail.com

Abstract:

OFDM is a multi-carrier modulation technique with densely spaced sub-carriers that has gained a lot of popularity among the broadband community in the last few years. Orthogonal frequency division multiplexing (OFDM) is an established technique for wireless communication applications. We study the performance of OFDM, including the power spectral density, BER, through intensive Xilinx design and implementation of OFDM simulation. In this paper, system will be illustrated along with detailed simulation of the OFDM system to study the effect of various design parameters. OFDM transceiver will be implemented using FPGA Spartan 6 kit. All modules are designed with Verilog programming language. Verilog be used for RTL description and FPGA synthesis tools will be used for performance analysis of the proposed core. ISIM Xilinx Edition will be used for functional simulation and verification. Xilinx ISE will be used for synthesis. The Xilinx's Chip scope tool will of results be used for verifying the results on Spartan 6 FPGA. The most effective and efficient algorithm used here provides enhancement in system performance.

Index Terms: Orthogonal Frequency Division Multiplexing (OFDM); Field Programmable Gate Array (FPGA); Inverse Fast Fourier Transform (IFFT); Fast Fourier Transform (FFT).

1. INTRODUCTION

Due to rapid growth of wireless and multimedia communication, there is a tremendous need for high-speed data transmission. Telecommunication industry provides variety of services ranging from voice to multimedia data transmissions, in which speed ranges several Kbps to Mbps. Existing system, may fail to support high speed efficient data transmission. To improve the speed and maximum amount of data transmission Orthogonal Frequency Division Multiplexing (OFDM) system may be used [1]. Orthogonal Frequency Division Multiplexing (OFDM) was first developed in the 1950's [2]. OFDM is a method of encoding digital data on to a numerous carrier frequencies. It has developed into a very popular scheme for wideband digital communication systems. Many researchers shown OFDM can be used in applications such as audio broadcasting [3], digital television [4], power line networks [5], wireless networks and 4G mobile communications [6]. In OFDM A large number of thoroughly spaced sub carriers are used to convey data on to several parallel data streams.

Each sub carrier is modulated with modulation techniques such as Quadrature Amplitude Modulation (QAM), Quadrature Phase Shift Keying (QPSK) or Binary Phase Shift Keying (BPSK) at a lesser symbol rate. In this paper implementation of OFDM transmitter and receiver on Spartan 6 FPGA board has been carried out using radix 8-2 algorithm for the first time . This work involves designing of 48-point IFFT and 48-point FFT blocks using mixed radix 8-2 algorithm. Using these IFFT and FFT blocks, OFDM transmitter and receiver blocks are constructed. Rest of the paper is organized as follows. In section 2 related works is discussed. In section 3 overview of OFDM is discussed. OFDM transmitter and OFDM receiver details are given in section 4 and 5 respectively. Implementation and simulation results are discussed in section 6. Conclusion.

2. RELATED WORK

Many researchers were contributed their work towards FPGA implementation of Orthogonal Frequency Division Multiplexing (OFDM) transceiver. In [1] designing of OFDM system was performed using VHDL. They used radix-2 8-Point Decimation In Frequency (DIF) IFFT/FFT blocks. In [2] various design parameters of OFDM system was performed using Matlab. They implemented OFDM transceiver on Spartan 3A kit using VHDL programming language. In [8] designing of OFDM Transmitter and Receiver was performed using Quartus II tool. Altera Modalism was used for simulation and every component of OFDM Transceiver was designed using Verilog. In [12] designing of OFDM system was performed using Verilog with radix-2 8-Point Decimation In Frequency (DIF) FFT and IFFT. In [13] designing of OFDM system was performed using VHDL and Xilinx's Chip scope tool was used for validating results on Spartan 3E kit. In [14] OFDM system was implemented on Virtex-2 using Xilinx ISE 10.1. In [15] designing of OFDM system was performed using VHDL and Xilinx's Chip scope tool is used for verifying the results on Spartan 3E kit. In [17] designing of OFDM system was implemented using Xilinx on Spartan-3 FPGA. In this work FFT/IFFT module was implemented using CORDIC algorithms as an alternate for multipliers. In [18] 16 bit Quadrature Amplitude Modulation (QAM) was simulated using Simulink and VHDL code was generated using system generator tool. This work focused on designing core processing blocks of OFDM transmitter and receiver. Design has been coded in VERILOG. Timing simulation is analyzed using Xilinx ISE 12.2 And ModelSim

6.3f. Design of OFDM transceiver is synthesized and it is implemented on Vertex 4 FPGA.

3. OVERVIEW OF OFDM using radix 8-2

Orthogonal Frequency Division Multiplexing (OFDM) is a modulation scheme having multicarrier transmission technique [7]. In OFDM, spectrum is divided into abundant carriers each one being modulated at lower data rates. Fig.1 shows spectrum of Frequency Division Multiplexing (FDM). In FDM subcarriers are non-overlapping, hence requires more bandwidth. Fig.2 shows spectrum of OFDM overlapping subcarriers. Saving of bandwidth in OFDM is shown in Fig.2. OFDM is analogous to FDM but much more spectrally effective by positioning the sub-channels much closer together. This is done by selecting the frequencies that are orthogonal and by letting the spectrum of each sub channel to overlay another without interfering with it. Fig.3 shows spectrum overlap in OFDM. It is observed from Fig.3 that, at any instance only main lobe of one signal is high and all lobes of other signals are zero. Hence necessary band width is significantly reduced by removing guard bands and this allows signals to overlap [7].




Fig.4 Top module of Transmitter




Fig.5 RTL view of Transmitter




Fig.1 Required Bandwidth




Fig.2 bandwidth saving

4. Implementation

4.1 OFDM TRANSMITTER




Fig.3 OFDM Transmitter

Fig. 3 shows the block diagram of OFDM transmitter. OFDM transmitter generates a modulated data. It consists of blocks such as, 16 bit QAM, symbol generator, zero padding, IFFT, cyclic prefix and output module blocks. Input to the QAM is 4 bit binary data. The output of QAM consists of 16 bit In-phase and quadrature components. Output of QAM is given to the symbol generator. Symbol generator gives a 64 bit output by concatenating each component of QAM output by four times. The output of symbol generator is given to zero padding blocks. At zero padding block 32 bits of

Zeros are added at the beginning and at the end of the symbol generator output, which gives 128 bit output. Inverse Fast Fourier Transform [IFFT] converts a spectrum consisting of both amplitude and phase of each component in frequency domain to a time domain signal. 8-point 16 bit radix 8-2 IFFT is used. In this work two IFFT modules, one for the real component and the other for the imaginary component is used. The output of IFFT is given to cyclic prefix block. The word cyclic prefix refers to the preceding of symbol with a replication of the end. It serves as a guard interval, which eliminates inter-symbol interference from previous symbol. Cyclic prefix is frequently used in coincidence with modulation in order to recollect sinusoid properties in multipath channels. The output of cyclic prefix block is given to output module block. The purpose of output module block is to have a 16 bit data as the OFDM transmitter output. Individual blocks of OFDM transmitter are discussed below.

4.2 OFDM Receivers




Fig.6 OFDM Receiver

The main blocks of OFDM receiver are observed in Fig.4.1 the received signal goes through the cyclic prefix removal and a serial-to-parallel converter [2]. After that, the signals are passed through an N-point fast Fourier transform to convert the signal to frequency domain. The output of the FFT is formed from the first M samples of the output. The demodulation can be made by DFT, or better, by FFT, that is it efficient implementation that can be used reducing the

time of processing and the used hardware. FFT calculates DFT with a great reduction in the amount of Operations, leaving several existent redundancies in the direct calculation of DFT [4].




Fig.7 Top module of Receiver




Fig.8 RTL view of Receiver

5. Simulation and results

By using the Redix8-2 algorithm in OFDM transmitter and receiver we minimize the transmitter and receiver processing time up to 4.114ns and power consumption also reduced up to 81mW.




Fig.9 simulation result of OFDM Transmitter

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	78	11440	0%
Number of Slice LUTs	113	5720	1%
Number of fully used LUT-FF pairs	77	114	67%
Number of bonded IOBs	54	102	52%
Number of BUFG/BUFGCTRLs	1	16	6%

Fig.10 OFDM Transmitter logic utilizations




Fig.11 Simulation result of OFDM Receiver

Device Utilization Summary (estimated values)				
Logic Utilization	Used	Available	Utilization	
Number of Slice Registers		30	11440	0%
Number of Slice LUTs		34	5720	0%
Number of fully used LUT-FF pairs		29	35	82%
Number of bonded IOBs		4	102	3%
Number of BUFG/BUFGCTRLs		1	16	6%

Fig.12 OFDM Receiver logic utilizations

6. CONCLUSION

In this paper, we designed an OFDM transmitter and receiver with different FFT algorithms and they are implemented using VLSI design process. It was found that many blocks need complex multipliers and adders and therefore special attention needs to be given to optimize these circuits and maximize reusability. In particular, the models have been applied to analyze the performance of mixed-radix FFT architectures used in OFDM. Actual hardware resource requirements were presented and simulation results were given for the synthesized design. The 48-point Mixed-Radix 8-2 FFT based OFDM architecture was found to have a good balance between its performance and its hardware requirements and is therefore suitable for use in OFDM system

REFERENCES

- [1] Manjunath Lakkannavar, Ashwini Desai "Design and Implementation of OFDM using VHDL and FPGA", International Journal of Engineering and Advanced Technology, Vol. 1, Issue-6, August 2012.
- [2] M.A.Mohamed, A.S.Samarah, M.I. Fath Allah "Implementation of OFDM physical layer Using FPGA", International Journal of Computer Science, Vol. 9, Issue 2, March 2012.
- [3] Kaiser.S "Spatial transmission diversity techniques for broadband OFDM systems", IEEE conference on Global Communications, Vol. 3, Nov-2000, P.P.1824-1828.
- [4] Zheng Z.W, Zhi Xing Yang, Chang Yong Pan, Zhu Yi Song "Novel synchronization for DS-OFDM based digital television terrestrial broadcast system", IEEE Transactions on Broadcasting, Vol.50, Issue 2, June 2004, P.P.148-153.
- [5] Zieann M, Dostert K "A multipath orthogonal frequency division multiplexing", IEEE transactions on Communications, Vol. 50, Issue 4, April 2002, P.P.553-559.
- [6] He din M "A channel based OFDM approach for delaying spread for 4G mobile audio system", IEEE Transactions on Communications, Vol. 50, June 2006, P.P.4507-4512.
- [7] Suhagiya1, Prof. R.C.Patel "Design and Implementation of OFDM Transmitter and Receiver using 8-point FFT/IFFT", International Journal of Software & Hardware Research in Engineering, Volume 2 Issue 2, February 2014.
- [8] Nasreen Mev, Brig. R.M. Khaire "Implementation of OFDM Transmitter and Receiver Using FPGA", International Journal of Soft Computing and Engineering, Volume-3, Issue-3, July 2013.
- [9] Ragunandan Swain, Ajit Kulkarni Panda "Design of 16-QAM Transmitter and Receiver: Review of Methods of Implementation in FPGA", International Journal of Engineering and Science, Vol. 1, Issue 9, November 2012, P.P. 23-27.
- [10] Michael Bernhard, Joachim Speidel "Implementation of an IFFT for an Optical OFDM Transmitter with 12.1 Gbit/s", University at Stuttgart, Institute für Nachrichtenerübertragung, 70569 Stuttgart.
- [11] A.S.Chavan, P.S.Kurhe, K.V.Karad "FPGA based implementation of baseband OFDM transceiver using VHDL", International Journal of Computer Science and Information Technologies, Vol. 5, 2014.
- [12] R.DurgaBhavani, D.Sudhakar "Design and Implementation of Inverse Fast Fourier Transform for OFDM", International Journal of Science and Engineering Applications, Volume 2 Issue 7, 2013.
- [13] N.Kavitha, M.MadhuBabu "Implementation of OFDM Transmitter and Receiver for FPGA Based", Methods

Enriching Power & Energy Developments (MEPED'13), 12th April, 2013.

[14] ShaminderKau, Rajes Mea "FPGA Implementation of OFDM Transceiver using FFT Algorithm", International Journal of Engineering Science and Technology.

[15] Ashish.D.Sawant, Prof. P.S.Choudhary "Study of FPGA Based OFDM Transmitter and Receiver", International Journal of Electrical and Electronics Engineering (IOSR-JEEE), Vol.9, Issue 2, Ver.6, March-April 2014.

[16] Vinay BK, Sunil MP "FPGA Based Design & Implementation of Orthogonal Frequency Division Multiplexing Receiver Module using VHDL", International Journal of Advanced Research in Engineering and Technology, Volume 4, Issue 6, September - October 2013, P.P 70-83.

[17] RaoPecetty, Moitve ulapalli "An Implementation of OFDM transmitter and receiver on Reconfigurable platforms", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering. Vol.2, Issue 11, November 2014.

[18] D.Dayakara Reddy, S.Karunakar Reddy "FPGA Implementation of QAM transmitter and receiver", International Journal of Engineering Research and Applications, Vol. 3, Issue 1, January-February 2013, P.P.48-51.

Bibliography



Dr. D. S. Patil has been graduated from Poona University with a rank. He received the M.Sc. degree in Electronics Science with a first class from the Poona University department of Electronics-Science in 1986. He secured M.C.M. degree with A+ grade from Poona University and the Ph.D. degree in Electronics from the North

Maharashtra University, Jalgaon [Maharashtra], India. He qualified state eligibility test in Electronics in 1995. Since 1991, he has been working in the North Maharashtra University, Jalgaon and presently working as a Professor. He secured high school scholarship and national merit scholarship. His name has been considered in the Steering committee as a member for the International Conference on Nano science and Technology, Colorado, United States of America, International vacuum Congress, China and International Conference on Nano science and Technology, Paris-2012. He has published more than 157 papers in reputed journals and proceedings of the conferences. His research interests include the nano-electronics, Materials development and characterization for the nano-technological and optoelectronics applications and computer

simulation of nanostructures including quantum dots and super lattice. He has developed with his research student a novel model of probability density spreading in GaN quantum wells and microcontroller based spin coating system for the deposition of nano-materials. He has guided many students for their innovative research. He visited France, Germany and Singapore to attend international conferences and present his papers. Moreover, he visited Technical University, Zurich, Switzerland to know the various activities and research carried out in Electronics Technology department. He has been working as a reviewer for many reputed international journals. Recently, he has been awarded with outstanding reviewer award from Elsevier. He has delivered many invited talks and popular lectures. Recently, he has edited the book on semiconductor laser diode: Technology and Applications at an international level which was published by In tech Publisher, Croatia, Europe.



Mr. Salman shah has graduate from North Maharashtra University, Jalgaon with First class distinction in Electronics and Telecom. Engineering in . He is perusing the M.Tech (VLSI Technology), in Dept. of Electronics Engineering and Tech., North Maharashtra University, Jalgaon, Maharashtra, India. He is working on OFDM communication to make the system fast and efficient using rdix8-2 algorithm and Verilog language.