

Hybrid Multilevel H-Bridge Converter Based STATCOM

Varsha C S¹, Rajitha A R²

¹ PG Student, Electrical and Electronics, ASIET Kalady, Kerala, India

² Assistant professor, Electrical and Electronics, ASIET Kalady, Kerala, India

Abstract - A cascaded H-bridge converter with equal dc voltage has been widely used for static synchronous compensator (STATCOM) application. The hybrid multilevel STATCOM is characterized by per-phase series connection of a high-voltage H-bridge converter operating at fundamental frequency and a low-voltage H-bridge converter operating at 5 kHz without any other circuit for dc voltage control. The delta-type cascaded hybrid single-phase H-bridge topology is preferred because of modularity and simplicity. By using the dc voltage control system, we can control the variations in load voltage and load current, when non-linear loads are connected. Compared with other hybrid multilevel approaches, this control strategy along with the STATCOM system has the advantages of fast-speed response to load change, accurate unbalanced load compensation, specific unequal dc voltage regulation, as well as certain but unequal switching frequencies. MATLAB/SIMULINK modeling of the system has been done and a satisfactory result is obtained.

Key Words: Cascaded H-bridge, hybrid modulation, hybrid multilevel, STATCOM

1. INTRODUCTION

STATIC SYNCHRONOUS COMPENSATOR (STATCOM) is an important flexible ac transmission systems (FACTS) controller in power system. Because of natural modular and high-quality output spectrum a cascaded H-bridge converter with equal dc voltage is widely used for STATCOM application [1]-[7], [25]. The cascaded single-phase H-bridge converter saves a large amount of clamped diodes and flying capacitors compared with diode-clamped converter and flying capacitor converter, [8]. In high-power application further improvement of power efficiency and waveform quality is expected of cascade H-bridge topology [9]. Either by increasing switching frequency or number of cascaded modules, a low distorted ac voltage waveform can be achieved but which may result in high power loss or high cost to the STATCOM system. A good tradeoff between waveform quality and switching

loss can be obtained by hybrid multilevel technology [9]. Increased voltage levels of output waveform, improved ac current quality, reduced switching frequency resulting in low switching loss and also enhanced converter efficiency are the main advantages of hybrid multilevel converters.

“Hybrid multilevel” concept is proposed in literature [10], which paid great attention to this field. Many hybrid multilevel approaches have been discussed in literature [11]-[22], [26], [27]. Compared with traditional ones this topology effectively produces higher voltage levels with same number of switches but faces a problem of dc voltage control. All dc-link voltages are controlled by controlled purely by control algorithm in [27].

Hybrid multilevel topology based on cascaded single-phase H-bridge converter with unequal dc voltage is discussed in [17]-[22]. A high voltage converter fed by dc supplies and a low voltage converter fed by dc capacitor in the literature [19]-[21]. In [19] high voltage inverter is performed by a diode clamped H-bridge with multi output boost rectifier. The clamped diode and rectifier makes the whole system costly. In literature [21] fundamental frequency modulation is adopted for cascaded hybrid H-bridge converters. Selective harmonic elimination method is used for hybrid modulation in literature [21] and for capacitor voltage control selecting switching redundant states is applied. But the output voltage waveform quality is not good which prevents this method for STATCOM application.

This paper focused on STATCOM application based on hybrid multilevel converters and proposes a new dc voltage control strategy for hybrid multilevel converters. Because of modularity and simplicity delta-type cascaded hybrid single-phase H-bridge topology is preferred. Clustered balancing control is achieved by the injection of zero sequence current to delta loop and individual voltage control by trimming fundamental component of quasi-square wave voltage of high voltage converters. Fast speed response to load change, accurate unbalanced load compensation, less on-line calculation, no auxiliary circuit for dc links, specific unequal dc link voltage regulation as well as certain but unequal switching frequencies are the advantages of this control strategy along with STATCOM system compared with other hybrid multilevel approaches.

2. System Configuration

Three phase STATCOM rated at 100V and 3KVA based on hybrid cascade single H-bridge cell configuration is shown in Fig.1. Cascaded number of $N=2$ is assigned which results in 6 converter cells in total. In each phase cluster upper single phase H-bridge cell is controlled as high voltage converter with dc link voltage of 110V and lower single phase H-bridge cell is controlled as low voltage converter with dc link voltage of 65V.

Each cell is equipped with an isolating electrolytic capacitor. An ac inductor is also used in each cluster to support the difference between sinusoidal source voltage and ac pulse width modulation voltage of cluster and also used to filtering out switch ripples caused by high frequency modulation. High voltage converter and low voltage converter are assigned with switching frequencies of 50Hz and 5kHz respectively. Constant dc voltages are achieved purely by control algorithm.




Fig -1: 100V 3KVA downscaled STATCOM

3. Hybrid modulation

Hybrid modulation is shown in Fig.2 which includes two parts: fundamental modulation and pulse width modulation. Fundamental modulation is defined as: when the sinusoidal voltage command is greater than a positive threshold value of V_{cmp} high voltage converter outputs positive voltage; when the sinusoidal voltage command is lower than the negative threshold value of $-V_{cmp}$ high voltage converter outputs negative voltage and if sinusoidal command is in range between $-V_{cmp}$ and V_{cmp} high voltage converter outputs zero. Remaining part of

sinusoidal command and quasi square waveform voltage is command voltage for low voltage converter. It is modulated by single-polar PWM modulation technology with the carrier frequency of 5 kHz. Based on this modulation strategy, an ac waveform with higher voltage levels is produced. It brings the advantages of improving output quality, keeping high equivalent switching frequency, and reducing power loss.




Fig -2: Diagram for hybrid modulation

4. CONTROL STRATEGY

The overall control system consist of :

- Decoupled Current Control
- Command Current Generating Control
- Capacitor Voltage Control
- Cluster balancing control
- Individual Voltage Balancing Control

4.1 Decoupled Current Control

Referring to Fig.1, the total voltage across each cluster can be written as:

$$L_{AC} \frac{di_{cu}}{dt} + R_S \cdot i_{cu} = V_{sab} - V_{iu}$$

$$L_{AC} \frac{di_{cv}}{dt} + R_S \cdot i_{cv} = V_{sab} - V_{iv}$$

$$L_{AC} \frac{di_{cw}}{dt} + R_S \cdot i_{cw} = V_{sab} - V_{iw}$$
(1)

Where R_S is the equivalent series resistance, L_{AC} is the ac series inductance. Applying the d-q transformation on equ.1, then the equations in d-q axis be,

$$L_{AC} \frac{di_d}{dt} - \omega L_{AC} \cdot i_q + R_S \cdot i_d = V_{sd} - V_{id}$$

$$L_{AC} \frac{di_q}{dt} - \omega L_{AC} \cdot i_d + R_S \cdot i_q = V_{sq} - V_{iq}$$
(2)

Here, i_d and i_q are the feedback currents in d-axis and q-axis, respectively. The three-phase command voltages v_{iu}^* , v_{iv}^* , and v_{iw}^* can be obtained by applying the inverse d-q transformations to V_{id} and V_{iq} .




Fig -3: Decoupled current control

4.2 Command Current Generating Control

The command current generating algorithm intended for detecting reactive and negative-sequence load current includes two parts: the reactive current algorithm and the negative-sequence current algorithm. These two parts are all based on d-q transformations and moving average low-pass filter. The main difference between them is that the negative-sequence current algorithm needs to change the position of b-phase current and c-phase current when applying d-q transformations. As shown in Fig.4 the upper algorithm is for reactive current detection and the lower algorithm is for negative-sequence current detection. The three-phase line currents i_{la}^* , i_{lb}^* , i_{lc}^* ought to be transformed into phase current because of the delta configuration of the three clusters.

$$i_{uref} = -(i_{la}^* - i_{lb}^*) / 3$$

$$i_{vref} = -(i_{lb}^* - i_{lc}^*) / 3$$

$$i_{wref} = -(i_{lc}^* - i_{la}^*) / 3$$
(3)




Fig -4: Command current generating algorithm

4.3 Capacitor Voltage Control

The block diagram of capacitor voltage control algorithm, as shown in Fig.4.3. V_{dc_ref} is the reference value for the sum of all the dc capacitor voltage. V_{dc_ref} value is constant. V_{dc_sum} acts as the feedback, which is obtained by summing up all the dc capacitors voltage. That means when there is any disturbances in the transmission line, the value of V_{dc_sum} varies and there is an output in the comparator, then the PI controller activates. The PI regulator is preferred for overall control. The output of PI regulator is the active component of command current.




Fig -5: Capacitor voltage control

4.4 Injection of Zero-Sequence Current for Clustered Balancing Control

The command zero-sequence current i_0 and phase angle ϕ_0 could be written as

$$i_0 = I_0 \sin(\omega t + \phi_0)$$
(4)

where I_0 and ϕ_0 are the magnitude and original phase angle, respectively. The average power redistributed by zero-sequence current is expressed as

$$P_{oab} = \frac{1}{T_s} \int_t^{t+T_s} V_{sab} \cdot i_0 \cdot dt = \frac{V_s \cdot i_0}{2} \cos(\phi_0)$$

$$P_{obc} = \frac{1}{T_s} \int_t^{t+T_s} V_{sbc} \cdot i_0 \cdot dt = \frac{V_s \cdot i_0}{2} \cos(\phi_0 + \frac{2\pi}{3})$$

$$P_{oca} = \frac{1}{T_s} \int_t^{t+T_s} V_{sca} \cdot i_0 \cdot dt = \frac{V_s \cdot i_0}{2} \cos(\phi_0 - \frac{2\pi}{3})$$
(5)

where V_s is the magnitude of line-to-line grid voltage and T_s is a line period. V_{sab} , V_{sbc} , V_{sca} are the three-phase line-to-line voltages. The sum of the three equations in (5) is

equal to zero, which indicates that zero-sequence current just causes there distribution of active power among three clusters without any influence on total active power. The redistributed power could be used for canceling that is caused by unbalanced compensating current, as well as for providing proper amount of power for balancing of dc voltages among three clusters. Therefore, the average power could be expressed as

$$\overline{P_{oab}} = \overline{P_{nab}} + \Delta P_{ab}$$

$$\overline{P_{obc}} = \overline{P_{nbc}} + \Delta P_{bc}$$

$$\overline{P_{oca}} = \overline{P_{nca}} + \Delta P_{ca} \tag{6}$$

where terms of $\overline{P_{nab}}$, $\overline{P_{nbc}}$, $\overline{P_{nca}}$ are used for power cancellation and terms of ΔP_{ab} , ΔP_{bc} , and ΔP_{ca} are used for balancing of dc voltages among clusters.

The amount of active power redistributed by zero sequence current is calculated by closed-loop-based regulator. Once the required power is determined, the command zero sequence current can be obtained by solving equation (5). The magnitude i_o and original phase angle ϕ_o are derived by,

$$i_o = \frac{2}{V_s} \cdot \sqrt{((\overline{P_{oab}})^2 + \frac{1}{3} \cdot (\overline{P_{oab}} + 2 \cdot \overline{P_{obc}})^2)}$$

$$\phi_o = \tan^{-1}[-\frac{1}{\sqrt{3}} (1 + 2 \cdot \frac{\overline{P_{obc}}}{\overline{P_{oab}}})] \tag{7}$$

4.5 Clustered Balancing Control

Two PI regulators with constant parameters are adopted for calculating the amount of power for redistribution. The reference zero-sequence current is synthesized based on the equations (4) and (7).




Fig -6: Clustered balancing control

4.6 Individual Voltage Control

The difference between the reference voltage and the capacitor voltage of high voltage converter is given to the comparator. In the comparator, this value is compared with the V_{cmp} , then the comparator output is taken as gate signals for lower voltage H-bridge. These comparator output is also used as the modulating signals for PWM modulation and it compares with triangular wave, then these modulated signal is given to the high voltage converter.




Fig -7: Individual voltage control

5. MATLAB MODELLING AND SIMULATION RESULTS




Fig -8: Matlab/Simulink model of Hybrid Multilevel H-bridge converter based STATCOM

Fig.8 shows the Matlab/Simulink model of Hybrid multilevel H-bridge converter based STATCOM. Fig.9. shows the Matlab/Simulink block of total control scheme.




Fig -9: Matlab/Simulink model of total control scheme of hybrid multilevel H-bridge converter based STATCOM




Fig -10: Source Voltage, Output Voltage, Output Voltage of Cell 1 and Output Voltage of Cell 2

Fig. 10 shows the experiment results verifying the effect of hybrid modulation. Output voltage of each phase cluster produces a nine level voltage. Output voltage of high voltage converter maintains at 110V and low voltage converter at 65V. Fig.11. shows the nine level inverter voltage separately. Nine voltage levels of 0, ±45, ±65, ±110, and ±175 V are produced by each cluster.




Fig -11: Inverter voltage




Fig -12: Waveform for verifying the effect of compensating balance load




Fig -13:DC-link voltage of u-phase cluster in compensating balance load

Fig .12 and fig.13 shows the balanced load compensation. STATCOM is made to operate for 100ms and during that period RL load is compensated and become source current in phase with source voltage. While compensation dc link voltage maintains its dc mean voltage. Each cluster

produce same magnitude of STATCOM current for balanced RL load compensation.




Fig -14: Waveform for verifying the effect of compensating serious unbalance load




Fig -15: DC-link voltages in compensating serious unbalance load

Fig .14.– fig.16. shows unbalanced load compensation. When an unbalanced RL load is compensated dc link mean voltage are also maintained with in their rated values




Fig -16: Source voltage and current in compensating serious unbalance load

6. CONCLUSIONS

Analyzed the fundamentals of dc voltage control based on cascaded hybrid multilevel H-bridge converters and hybrid modulation for multilevel converter is verified by using MATLAB/SIMULINK. The control scheme is characterized by the capability of maintaining the unequal dc voltage at the given value without any additional circuit as well as by the ability of compensating serious unbalanced load. This control strategy has taken full advantages of the available switching devices by operating the high-voltage device at low switching frequency and low-voltage device at high frequency. This control method along with the STATCOM system has the merits of producing high-quality output waveforms, reducing switching loss and improving whole systems efficiency.

REFERENCES

- [1] W. Song and A. Q. Huang, "Fault-tolerant design and control strategy for cascaded H-bridge multilevel converter-based STATCOM," *IEEE Trans. Ind. Appl.*, vol. 57, no. 8, pp. 2700–2708, Aug. 2010.
- [2] C. Han, A. Q. Huang, M. E. Baran, S. Bhattacharya, W. Litzemberger, L. Anderson, A. L. Johnson, and A.-A. Edris, "STATCOM Impact study on the integration of a large wind farm into a weak loop power system," *IEEE Trans. Energy Convers.*, vol. 23, no. 1, pp. 226–233, Mar. 2008.
- [3] H. Akagi, S. Inoue, and T. Yoshii, "Control and performance of a transformerless cascade PWM STATCOM with star configuration," *IEEE Trans. Ind. Appl.*, vol. 43, no. 4, pp. 1041–1049, Jul./Aug. 2007.

- [4] N. Hatano and T. Ise, "Control scheme of cascaded h-bridge STATCOM using zero-sequence voltage and negative-sequence current," *IEEE Trans. Power Del.*, vol. 25, no. 2, pp. 543–550, Apr. 2010.
- [5] Q. Song and W. Liu, "Control of a cascade STATCOM with star configuration under unbalanced conditions," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 45–58, Jan. 2009.
- [6] R. Sternberger and D. Jovcic, "Analytical modeling of a square-wave controlled cascaded multilevel STATCOM," *IEEE Trans. Power Del.*, vol. 24, no. 4, pp. 2261–2269, Oct. 2009.
- [7] A. J. Watson, P. W. Wheeler, and J. C. Clare, "A complete harmonic elimination approach to DC link voltage balancing for a cascaded multilevel rectifier," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2946–2953, Dec. 2007.
- [8] F. Z. Peng, J.-S. Lai, J. W. McKeever, and J. VanCoevering, "A multilevel voltage-source inverter with separate DC sources for static var generation," *IEEE Trans. Ind. Appl.*, vol. 32, no. 5, pp. 1130–1138, Sep./Oct. 1996.
- [9] Y. S. Lai and F. S. Shyu, "Topology for hybrid multilevel inverter," *Proc. Inst. Elect. Eng.—Elect. Power Appl.*, vol. 149, no. 6, pp. 449–458, Nov. 2002.
- [10] M. Manjrekar and T. Lipo, "A hybrid multilevel inverter topology for drive applications," in *Proc. IEEE Appl. Power Electron. Conf.*, Feb. 1998, vol. 2, pp. 523–529.
- [11] C. Silva, "A novel modulation technique for a multilevel hybrid converter with floating capacitors," in *Proc. 36th IEEE Ind. Electron. Soc. Annu. Meet.*, Nov. 2010, pp. 296–302.
- [12] D. U. Zhong, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "DCAC cascaded H-bridge multilevel boost inverter with no inductors for electric/hybrid electric vehicle applications," *IEEE Trans. Ind. Appl.*, vol. 45, no. 3, pp. 963–970, May/June. 2009.
- [13] K. Sivakumar, A. Das, R. Ramchand, C. Patel, and K. Gopakumar, "A hybrid multilevel inverter topology for an open-end winding induction motor drive using two-level inverters in series with a capacitor-fed H bridge cell," *IEEE Trans. Ind. Electron.*, vol. 57, no. 11, pp. 3703–3714, Nov. 2010.
- [14] S. Mekhilef and M. N. Abdul Kadir, "Voltage control of three-stage hybrid multilevel inverter using vector transformation," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2599–2606, Oct. 2010.
- [15] S. Mekhilef and M. N. Abdul Kadir, "Novel vector control method for three-stage hybrid cascaded multilevel inverter," *IEEE Trans. Ind. Electron.*, vol. 58, no. 40, pp. 1339–1349, Apr. 2011.
- [16] M. Veenstra and A. Rufer, "Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives," *IEEE Trans. Ind. Appl.*, vol. 41, no. 2, pp. 655–664, Mar/Apr. 2005.
- [17] F. Khoucha, S. M. Lagoun, M. Marouani, A. Kheloui, and M. El Hachemi Benbouzid, "Hybrid cascaded H-bridge multilevel-inverter induction motor-drive direct torque control for automotive applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 892–899, Mar. 2010.
- [18] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: A competitive solution for high-power applications," *IEEE Trans. Ind. Appl.*, vol. 36, no. 3, pp. 834–841, May/June. 2000.
- [19] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "A hybrid cascade converter topology with series-connected symmetrical and asymmetrical diode clamped H-bridge cells," *IEEE Trans. Power Electron.*, vol. 26, no. 1, pp. 51–65, Jan. 2011.
- [20] M. Rashed, C. Klumpner, and G. Asher, "Hybrid cascaded multilevel converter with integrated series active power filter for interfacing energy storage system to medium voltage grids," in *Proc. Int. Power Electron. Conf.*, Sapporo, Japan, Jun. 2010, pp. 1236–1243.
- [21] Z. Du, L. M. Tolbert, B. Ozpineci, and J. N. Chiasson, "Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 25–33, Jan. 2009.
- [22] L. A. Silva, S. P. Pimentel, and J. A. Pomilio, "Nineteen-level active filter system using asymmetrical cascaded converter with DC voltages control," in *Proc. Conf. Rec. 36th IEEE Power Electron. Spec. Conf.*, Jun. 2005, pp. 303–308.
- [23] S. Xu, Q. Song, Y. Zhu, and W. Liu, "Development of a D-STATCOM prototype based on cascade inverter with isolation transformer for unbalanced load compensation," in *Proc. IEEE Int. Conf. Ind. Technol.*, Dec. 2005, pp. 1050–1056.
- [24] L. Maharjan, S. Inoue, and H. Akagi, "A transformerless energy storage system based on a cascade multilevel PWM converter with star configuration," *IEEE Trans. Ind. Appl.*, vol. 44, no. 5, pp. 1621–1630, Sep./Oct. 2008.
- [25] Y. He, D. Si-xing, and L. Jin-Jun, "A study on the DC link voltage balancing for power conditioners based on cascaded H-bridges," in *Proc. IEEE 8th Int. Conf. Power Electron.*, May/June. 2011, pp. 1821–1827.
- [26] P. P. Rajeevan, K. Sivakumar, C. Patel, R. Ramchand, and K. Gopakumar, "A seven-level inverter topology for induction motor drive using two level inverters and floating capacitor fed H-bridges," *IEEE Trans. Power Electron.*, vol. 26, no. 6, pp. 1733–1740, Jun. 2011.
- [27] M. K. Sahu and G. Poddar, "Transformerless hybrid topology for medium voltage reactive-power compensation," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1469–1479, May 2011.
- [28] D. Li, F. Gao, P. C. Loh, M. Zhu, and F. Blaabjerg, "Hybrid-source impedance networks: Layouts and

generalized cascading concepts," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 2028–2040, Jul. 2011.

- [29] J. Zhao, Y. Han, X. He, C. Tan, J. Cheng, and R. Zhao, "Multilevel circuit topologies based on the switched-capacitor converter and diode-clamped converter," *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2127–2040, Jul. 2011.
- [30] J. M. Henry and J. W. Kimball, "Switched-capacitor converter state model generator," *IEEE Trans. Power Electron.*, vol. 27, no. 5, pp. 2415–2425, May 2012.

BIOGRAPHIES



Varsha C S was born in Kerala, India in 1990. She received the Bachelor of Technology degree in Electrical and Electronics from MEA Engineering College, Perinthalmanna, in 2011. She is currently pursuing Master of Technology in Power Electronics and Power System at Adi Shankara Institute of Engineering and Technology, Cochin. Her current research interests include FACTS devices, and Multilevel converters.



Rajitha A R was born in Kerala, India in 1985. She received the Bachelor of Technology degree in Electrical and Electronics from Travancore Engineering College, Kollam in 2006 and Master of Technology degree in Power Electronics from Mar Athanasius College of Engineering, Kothamangalam in 2013. She is currently working as Assistant Professor in Adi Shankara Institute of Engineering and Technology, Cochin. Her current research interests include Power Electronics and Electrical Drives.