# A REVIEW ON MAGNETIC TUNNEL JUNCTION TECHNOLOGY

Pawan Choudhary<sup>1</sup>, Dr. Kanika Sharma<sup>2</sup>, Sagar Balecha<sup>3</sup>, Bhaskar Mishra<sup>4</sup>

<sup>1</sup> M.E Scholar, Electronics & Communication Engineering, National Institute of Technical Teachers Training & Research, Chandigarh, India

<sup>2</sup> Assistant Professor, Department of Electronics & Communication Engineering, National Institute of Technical Teachers Training & Research, Chandigarh, India

<sup>3</sup> M.Tech. VLSI Design, Malviya National Institute of Technology, Jaipur, Rajasthan, India

<sup>4</sup> M.E Scholar, Electronics & Communication Engineering, National Institute of Technical Teachers Training & Research, Chandigarh, India

Abstract- The emerging field of spintronics is undergoing exciting developments with the advances recently seen in spintronic devices, such as magnetic tunnel junctions (MTJs). While they make excellent memory devices, recently they have also been used to accomplish logic functions. The properties of MTJs are greatly different from those of electronic devices like CMOS semiconductors. This makes it challenging to design circuits that can efficiently leverage the spintronic capabilities. The current approaches to achieving logic functionality with MTJs include designing an integrated CMOS and MTJ circuit, where CMOS devices are used for implementing the required intermediate read and write circuitry. Magnetic tunnel junction (MTJ)-based logic has a great potential, because of the non-volatility, unlimited endurance, CMOS compatibility, and fast switching speed of the MTJ devices. Recently, by direct communication between spin-transfer-torque-operated MTJs, several realizations of intrinsic logic-in-memory circuits have been demonstrated for which the MTJ devices are used simultaneously as memory and computing elements.

Key Words: MTJ, STT, TMR

## **1. INTRODUCTION**

The current CMOS technology faces major issues like scalability limits, device variability and power dissipation, casting a doubt on Moore's Law [1]. With the miniaturization of transistor dimensions and high standby power due to leakage currents has become important obstacle for scaling CMOS logic circuits at sub-100nm technologies. This has prompted researchers to investigate alternative technologies as an efficient replacement of the silicon based CMOS [2]. A possible solution to overcome this problem is introducing nonvolatility into the logic circuits. Spintronic devices are one such alternative overcoming some of the above posed

\*\*\* challenges [3]. Magnetic Tunnel Junction (MTJ), a spin based device is characterized by nonvolatility, low power consumption and increased integration densities (thus resulting in high scalability), making it a promising choice in multi domain applications[4]. In recent years, researchers have shown the potential of MTJs in many areas. Due to its non-volatility, it is used as memory devices like Magnetic Random Access Memories (MRAM) and Static Random Access Memories (SRAM)[5]. The Spin-transfer torque (STT) switching magnetic tunnel junction (STT-MTJ) is one of the most promising nonvolatile storage technologies, which combines the advantages of CMOS compatibility, high speed, high density, unlimited endurance, and scalability [6].

> Furthermore, by using the MTJ technology the effective area and interconnections delay (the data traffic on a main data bus between separated logic and memory modules can be reduced due to easy threedimensional integration of the MTJs on top of the CMOS layers. However, in hybrid CMOS/MTJ circuits the MTJs are used only as ancillary devices which store the computation results [6]. Logic devices like adders, subtractors, counters [II], flip-flops, ALUs and basic logic circuits implementing Boolean functionalities like NAND, NOR, AND, OR have also been designed using MTJs. Some of the above designs use a hybrid architecture where MTJs and CMOS are integrated with each other to produce the desired output.

> Intermediate circuits are used to read and write data in between these components[7]. This circuitry adds integration complexity, power consumption, area and delay overheads. A more efficient way is to use only MTJ elements where logic functions are computed and stored within the non-volatile memory unit itself. This provides a dual capability of processing (logic) and storing (memory) data within a MTJ element contrary to the traditional Von Neumann architecture which use separately interlinked logic and memory modules [8]. Comparison between various solid state memory technology and MTJ are shown in Table 1.

| Memory<br>Technology               | Circuit<br>Diagram | Read<br>Time<br>(ns) | W/E<br>Time<br>(ns)                          | Non-<br>Volatile | Refresh      | Cell<br>Size<br>(µm <sup>2</sup> ) | Voltage<br>Supply<br>(V) |
|------------------------------------|--------------------|----------------------|--|------------------|--------------|------------------------------------|--------------------------|
| SRAM                               |                    | 0.4                  | 0.4  | No               | No           | Large<br>0.346                     | 1.2                      |
| DRAM                               |                    | <15                  | <15  | No               | Yes<br>64 ms | Small<br>0.048                     | 2.5                      |
| TSRAM                              |                    | <3                   | <3   | No               | No           | Small                              | < 0.5                    |
| Flash                              |                    | 14                   | Slow<br>10 <sup>3</sup> /<br>10 <sup>2</sup> | Yes              | No           | Small<br>0.169                     | 12/2.5                   |
| Phase<br>Change<br>Memory<br>(PCM) |                    | 60                   | 50/120                                       | Yes              | No           | Small<br>0.249                     | 3                        |
| MRAM                               |                    | <25                  | <25  | Yes              | No           | Small                              | 1.8                      |

Table 1 Comparison between solid state memory technology.

## 2. STRUCTURE OF MTJ

The magnetic tunnel junction (MTJ) is one of the most basic and also most significant spin-based device. The basic structure of the MTJ is shown in Fig. 1. The MTJ consists of two layers of ferromagnetic material separated by an extremely thin, nonconductive tunneling barrier. The thicker layer, which has a certain layer stack structure fixing its magnetic orientation, is called the fixed layer or the pinned layer. The thinner layer whose magnetic orientation can be changed freely according to an external magnetic field is called the free layer [9].

The MTJ exhibits two resistive states depending on the relative orientation of the magnetization directions of the two ferromagnetic layers due to the spin-dependent tunneling involved in the electron transport between the majority and minority spin states. If the spin orientations are parallel (P), applying a voltage across the MTJ is more likely to cause electrons to tunnel through the thin barrier without being strongly scattered, resulting in a high current flow and, therefore, low resistance (RP). On the other hand, the resistance is high (RAP) if the spin orientations are anti-parallel (AP) [10]. The resistance (TMR) ratio. A high TMR ratio is one of the key parameters desired in both logic and memory applications. With the MgO oxide barrier, the TMR ratio can reach 500% at room

temperature. Most practical MTJs have TMR ratios between 50% and 150%.

A MTJ is a device in which two ferromagnetic layers, the pinned (fixed) layer and the free layer are separated by a thin insulating layer made up of metal oxide like AIO or MgO. An antiferromagnetic pinning layer is coupled with the pinned layer to make sure that its magnetic orientation remains fixedWith the evolution of supercomputers to handle complex computing tasks there is a requirement of a universal memory, as traditional memory technologies like SRAM, DRAM & Flash cannot serve the same purpose due to various limitations like low density in SRAM, Volatility of data in DRAM and Low operation speed & less endurance of Flash.



Fig.1 Magnetic tunnel junction structure structure



## 3. LOGIC OPERATION IN MTJ

A MTJ is a device in which two ferromagnetic layers, the pinned (fixed) layer and the free layer are separated by a thin insulating layer made up of metal oxide like AIO or MgO. An antiferromagnetic pinning layer is coupled with the pinned layer to make sure that its magnetic orientation remains fixed. The orientation of the free layer can be controlled externally. The relative magnetic orientation between these two layers (pinned and free) determines the resistance state of the MT J element. A parallel orientation exhibits a low resistance which denotes a digital logic state O. Conversely, an anti-parallel orientation exhibits a high resistance denoting a logic state I [11].



Logic state in MTJ

## 4. WRITING OPERATION IN MTJ

The conventional writing operation of the MTJ (in memory applications) is carried out by applying two "half-select" magnetic fields generated by currents flowing through metal wires on top of the free layer. However, the current required in this writing scheme is extremely high, and it scales inversely with the device size. The discovery of the spin-transfer-torque (STT) phenomenon in 1996 brought the breakthrough of writing scheme indicates that the magnetization orientation of magnets can be controlled by the direct transfer of spin angular momentum from a spinpolarized current. Therefore, a current owing through an MTJ being polarized by the fixed layer will exert a torque on the magnetization of the free layer, and may eventually, switch the magnetization direction if the current density is sufficiently high. The STT writing scheme is illustrated in Fig. 4 [13].

In STT writing, the switching between  $R_{\text{P}}$  and  $R_{\text{AP}}$  is controlled by the direction of the writing current. Writing

current owing from the free layer to the fixed layer will write the MTJ into a parallel state ( $R_P$ ), while that owing in the opposite direction will result in an anti-parallel state ( $R_{AP}$ ). To ensure switching, the density of writing current has to be higher than the critical current density J<sub>C</sub>, where J<sub>C</sub> is defined as the minimum current density required to switch the MTJ for a given switching time. With the STT writing scheme, the MTJ can be used in circuit design as a current or bias voltage controlled variable resistance [12].



Fig.4 MTJ writing scheme (a) write from AP to P (b) write from P to AP

#### 5. CONCLUSION

MTJ Based technology has the various advantages over the CMOS technology is in logic operation, low power consumption, Scalability. MTJ can be utilized in storage as well as logic computation. In most of the logic computation techniques MgO based MTJ are used.MTJ have a very important parameter i.e., Tunnel Magneto-resistance plays an important role in logic computation. A high TMR ratio is one of the key parameters desired in both logic and memory applications. All the important parameter of MTJ is very sensitive to the oxide thickness. The insulators used as insulating barrier are metal oxides like Al<sub>2</sub> O<sub>3</sub> and MgO, which often introduce trap states and defects. Due to the oxide there are some crystal defect occurs and due to this some leakage path are created which degrade the performance of MTJ structure and their application. They must be made thick to avoid formation of leakage paths at defect sites, but much thickness results in high tunnel resistances, which is a major impediment to efficient spin processing. So the challenge is controlling the oxide layer thickness in order to reduce the defects and to improve the efficiency of MTJ in terms of Tunnel Magneto resistance and spin transfer torque.

# 6. FUTURE WORK

To overcome the existing problem of the MTJ based logic computation, the aim to Design Magnetic tunnel junction architecture in order to improve the parameters like Tunnel magneto resistance ratio, Resistance Variation, Spin transfer torque component.

#### REFERENCES

- [1] Yao, Xiaofeng, et al. "Magnetic tunnel junctionbased spintronic logic units operated by spin transfer torque", IEEE Transactions on Nanotechnology, vol. 11, pp. 120-126, 2012
- [2] Suh, Dong Ik, et al. "A Single Magnetic Tunnel Junction Representing the Basic Logic Functions—NAND, NOR, and IMP", Electron Device Letters, IEEE, Vol.36.4,pp. 402-404,2015
- [3] Patil Shruti, et al. "Spintronic logic gates for spintronic data using magnetic tunnel junctions", IEEE International Conference on Computer Design (ICCD), IEEE, 2010.
- [4] Jiang, Yanfeng, Jonathan D. Harms, and Jian-Ping Wang. "Magnetic Tunnel Junction-Based Spin Register for Nonvolatile Integrated Circuits." IEEE Transactions on Electron Devices, Vol.59.11,pp. 2917-2923,2012
- [5] Friedman, Joseph S., and Alan V. Sahakian. "Complementary Magnetic Tunnel Junction Logic", IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 4, pp. 1207-1210, 2014.
- [6] Mahmoudi, Hiwa, et al. "Reliability analysis and comparison of implication and reprogrammable logic gates in magnetic tunnel junction logic circuits", IEEE Transactions on Magnetics, Vol.49.12, pp.5620-5628, 2013.
- [7] Mahmoudi, Hiwa, Thomas Windbacher, Viktor Sverdlov, and Siegfried Selberherr. "Design and applications of magnetic tunnel junction based logic circuits", IEEE Conference on Ph. D. Research in Microelectronics and Electronics (PRIME), pp. 157-160, 2013.
- [8] Velev, Julian P., et al. "Defect-mediated properties of magnetic tunnel junctions", IEEE Transactions on Magnetics, Vol.43.6, pp. 2770-2775,2007.
- [9] Cobas, Enrique, et al. "Graphene-based magnetic tunnel junctions", IEEE Transactions on Magnetics, Vol.49.7, pp.4343-4346, 2013.
- [10] Kumar, D., Monisha SaW, and A minul Islam. "Design of 2: 1 multiplexer and 1: 2 demultiplexer using magnetic tunnel junction elements." International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT) IEEE, 2013.

[11] Madec, Morgan, et al. "Compact modeling of magnetic tunnel junction", Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, 2008.

- [12] Madec, Morgan, J. Kammerer, and Luc Hébrard. "Compact modeling of a magnetic tunnel junction—Part II: Tunneling current model", IEEE Transactions on Electron Devices, Vol. 57.6, pp.1416-1424, 2008.
- [13] Lee, Seungyeon, et al. "A full adder design using serially connected single-layer magnetic tunnel junction elements", IEEE Transactions on Electron Devices, Vol.55.3, pp. 890-895, 2008.
- [14] Xu, Zihan, et al. "Compact modeling of STT-MTJ for SPICE simulation", Solid-State Device Research Conference (ESSDERC), Proceedings of the European. IEEE, 2013.
- [15] Lei, Z. Q., et al. "Review of noise sources in magnetic tunnel junction sensors", IEEE Transactions on Magnetics , Vol.47.3, pp.602-612,2011.

#### BIOGRAPHIES



Pawan Choudhary is currently enrolled at the Master's programme (Electronics and Communication Engineering) at NITTTR, affiliated to Panjab University, Chandigarh. He received the B.E. degree in ECE from Rajasthan University, Jaipur, Rajasthan in 2010.



Dr. Kanika Sharma received the Master of Engineering degree in Electronics & Communication from PEC, Panjab University, Chandigarh and her PhD in Electronics & Communication from Punjab Technical University, Chandigarh. She is currently employed as Assistant Professor at NITTTR, Chandigarh. Her research involves Embedded Systems, Digital System Designing, Wireless Sensor Networks, and Mobile Communication.



Sagar Balecha received his Master's degree in VLSI Design from MNIT, Jaipur, Rajasthan. He received the B.E. degree in ECE from Rajasthan University, Jaipur. Rajasthan in 2009.



Bhaskar Mishra is currently enrolled at the Master's programme (Electronics and Communication Engineering) at NITTTR, affiliated to Panjab University, Chandigarh. He received the B.E. degree in ECE from Rajasthan University, Jaipur, Rajasthan in 2009.