

# OPTIMIZED MODEM DESIGN FOR SDR APPLICATIONS

Laxmi Dundappa Chougale<sup>1</sup>, Mr.Umesharaddy<sup>2</sup>

<sup>1</sup>P.G Student, Digital Communication Engineering, M.S. Ramaiah Institute of Technology, Karnataka, India

<sup>2</sup>Assistant Professor, Dept. of Telecommunication Engineering, M.S. Ramaiah Institute of Technology, Karnataka, India

\*\*\*

**Abstract-** This paper presents the methods to design optimized QPSK modulator and demodulator which consumes less time, power and gives better throughput using Spartan-3 and Spartan-6 FPGA boards and Xilinx 14.7 software. The whole system is divided into several small modules based on top-down design method, and Verilog hardware description language is used to design each module. Here two different approaches are used to design QPSK modulator and are compared with conventional QPSK modulator which is designed using arithmetic multipliers and adders. In proposed method-1 the modulator is designed by using Vedic multiplier and carry look ahead adder and demodulator is designed using FIR Low Pass Filter. FIR low Pass filter coefficients are generated in MATLAB using rectangular window and hamming window. In proposed method-2 QPSK modulator is designed using multiplexers. The QPSK module is implemented on Spartan-3 and Spartan-6 (Atlys) FPGA board. The whole system has been simulated in Xilinx 14.7 and successfully downloaded on to the chip xc3s400-4pq208 and XC6SLX45 - CSG324. The results show that the proposed methods can greatly improve the speed and reduce the latency and gives better frequency of operation. Frequency of operation is improved drastically when Spartan-6 (Atlys) board is used compared to Spartan-3 board.

**Key Words:** SDR, QPSK, FPGA, CLA, VM, HDL.

## 1. INTRODUCTION:

The advancements in wireless communication technology using various digital modulation techniques to transmit data with extreme low power have led us to use the concept of software defined radio. The process, where more and more hardware components are replaced with software, has resulted in coining the term Software-Defined Radio (SDR) - because if the components can be replaced with software, then indeed the very functionality of these components can be redefined by this software. By simply downloading a new program, a software radio is able to interoperate with different wireless protocols, incorporate new services, and upgrade to new standards. Present software-defined radios (SDR) employ front end

circuits that contain multiple receivers and transmitters for each band of interest, which is inflexible, expensive and power inefficient. A programmable front end circuit is implemented on a CMOS device and is configurable to transmit and receive signals in a wide band of frequencies, thereby providing an adaptable transmitter and receiver operable with current and future wireless networking technologies.

In this paper, the FPGA implementation of QPSK modulator using two different methods, i.e., proposed method-1 and proposed method-2[1] and comparison with the conventional QPSK modulator method is done and also demodulator design for proposed method-1 is presented. Complete modulator and demodulator units are modeled using Verilog and functionality is verified using ISim simulation tool. The code is synthesized fully onto Xilinx FPGAs.

## 2. CONVENTIONAL QPSK MODULATOR

In this method the input 16 bit stream is divided into even and odd components of 8-bits each. These even and odd components are multiplied with cosine and sine waves respectively using normal arithmetic multiplier and finally these In phase and Quadrature phase components are added using normal arithmetic adder.




Fig- 1: Conventional QPSK modulator.

## 3. PROPOSED METHOD-1 QPSK MODULATOR:

Proposed Method - 1 of QPSK modulator is designed by using Vedic multiplier and CLA. The input bit stream is divided into even and odd bits and multiplied by cosine and sine wave respectively using Vedic multiplier instead of arithmetic multiplier and later adding the in phase and

quadrature phase component using carry look-ahead adder instead of arithmetic adder.




Fig- 2: Proposed Method-1 QPSK Modulator

### 3.1 Carry Look-Ahead Adder Design:

In ripple carry adders, the carry propagation time is the major speed limiting factor. CLA reduces the carry propagation delay while performing addition by calculating the carry signals in advance, based on the input signals. It is based on the fact that a carry signal will be generated in two cases:

- (1) When both bits A(i) and B(i) are 1.
- (2) When one of the two bits is 1 and the carry-in (carry of the previous stage) is 1.

The fig-3 shows the full adder circuit used to add the operand bits in the i<sup>th</sup> column; namely A(i) & B(i) and the carry bit coming from the previous column C(i).




Fig- 3: Generalized CLA circuit.

In the above figure 3, the 2 internal signals P(i) and G(i) are given by:

$$P(i) = A(i) \oplus B(i) \quad (1)$$

$$G(i) = A(i) * B(i) \quad (2)$$

The output sum and carry are given as:

$$S(i) = P(i) \oplus C(i) \quad (3)$$

$$C(i+1) = G(i) + P(i) * C(i) \quad (4)$$

G(i) is known as the *carry Generate* signal since a carry C(i+1) is generated whenever G<sub>i</sub> = 1, regardless of the input carry C(i).

P(i) is known as the *carry propagate* signal since whenever P(i) = 1, the input carry is propagated to the output carry, i.e., C(i+1) = C(i) (Note that whenever P(i) = 1, G(i) = 0).

Computing the values of P(i) and G(i) only depend on the input operand bits A(i) & B(i) as clear from the fig-3 and equations 1 to 4.

### 3.2 Vedic Multiplier Design:

The use of Vedic mathematics lies in the fact that it reduces the typical calculations in conventional mathematics to very simple one. This is so because the

Vedic formulae are claimed to be based on the natural principles on which the human mind works. Vedic Mathematics is a methodology of arithmetic rules that allow multiplication in an efficient way. Multiplication methods are extensively discussed in Vedic mathematics. Various tricks and short cuts are suggested by VM to optimize the process. These methods are based on concept of

- a) Multiplication using deficits and excess.
  - b) Changing the base to simplify the operation.
- Various methods of multiplication proposed in VM
- UrdhvaTiryakbhyam - vertically and crosswise
  - Nikhilam Navatashcharamam Dashatah: All from nine and last from ten.

The hardware architecture of 2x2, 4x4 and 8x8 bit Vedic multiplier module are displayed in the below sections. Here, "Urdhva-Tiryakbhyam" (Vertically and Crosswise) sutra is used to propose such architecture for the multiplication of two binary numbers. The beauty of Vedic multiplier is that here partial product generation and additions are done concurrently. Hence, it is well adapted to parallel processing. The feature makes it more attractive for binary multiplications. This in turn reduces delay, which is the primary motivation behind this work.

#### 3.2.1 2x2 Vedic Multiplier:

The method is explained below for two, 2 bit numbers A and B where A = a<sub>1</sub> a<sub>0</sub> and B = b<sub>1</sub> b<sub>0</sub> as shown in Fig-4.[2][3] Firstly, the least significant bits are multiplied which gives the least significant bit of the final product (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added with, the product of LSB of multiplier and next higher bit of the multiplicand (crosswise). The sum gives second bit of the final product and the carry is added with the partial product obtained by multiplying the most significant bits to give the sum and carry. The sum is the third corresponding bit and carry becomes the fourth bit of the final product.

$$s_0 = a_0 b_0 \quad (5)$$

$$c_1 s_1 = a_1 b_0 + a_0 b_1 \quad (6)$$

$$c_2 s_2 = c_1 + a_1 b_1 \quad (7)$$

The final result will be c<sub>2</sub>s<sub>2</sub>s<sub>1</sub>s<sub>0</sub>. This multiplication method is applicable for all the cases.




Fig- 4: Vedic Multiplication Method for two 2-bit Binary Numbers

### 3.2.2 4x4 Vedic Multiplier:

The 4x4 bit Vedic multiplier module is implemented using four 2x2 bit Vedic multiplier modules as discussed in Fig-5. Let's analyze 4x4 multiplications, say  $A = A_3 A_2 A_1 A_0$  and  $B = B_3 B_2 B_1 B_0$ . The output line for the multiplication result is  $S_7 S_6 S_5 S_4 S_3 S_2 S_1 S_0$ . Let's divide A and B into two parts, say  $A_3 A_2$  &  $A_1 A_0$  for A and  $B_3 B_2$  &  $B_1 B_0$  for B. Using the fundamentals of Vedic multiplication, taking two bit at a time and using 2 bit multiplier block, we can have the following structure for multiplication as shown in Fig-5.

#### Equations of 4x4 Bit Vedic Multiplier

- $A = a_3 a_2 a_1 a_0$ .
- $B = b_3 b_2 b_1 b_0$ .
- $S_0 = a_0 b_0$ .
- $S_1 = a_1 a_0 + a_0 b_1$ .
- $S_2 = a_2 b_0 + a_1 b_1 + a_0 b_2 + S_1(1)$ .
- $S_3 = a_3 b_0 + a_2 b_1 + a_1 b_2 + a_0 b_3 + S_2(2 \text{ to } 1)$ .
- $S_4 = a_3 b_1 + a_2 b_2 + a_1 b_3 + S_3(2 \text{ to } 1)$ .
- $S_5 = a_3 b_2 + a_2 b_3 + S_4(2 \text{ to } 1)$ .
- $S_6 = a_3 b_3 + S_5(2 \text{ to } 1)$ .
- Product =  $S_6 \& S_5(0) \& S_4(0) \& S_3 \& S_2 \& S_1 \& S_0$ .
- & - Concatenate




Fig-5: 4 Bit Vedic Multiplier

Similarly using 4-bit Vedic multiplier 8-bit Vedic multiplier can be designed and using 8-bit Vedic multiplier 16-bit Vedic multiplier can be designed and so on as shown in the fig-6 and fig-7 below.




Fig-6: 8 Bit Vedic Multiplier





Fig-7: 16 Bit Vedic Multiplier

### 4. PROPOSED METHOD-1 QPSK DEMODULATOR:








Fig- 14: QPSK demodulation for proposed method-1 in ISim simulator.

This represents the QPSK output generated by proposed method-2 using multiplexer concept.




Fig- 15: QPSK modulation for proposed method-2 in ISim simulator.







Fig- 16: RTL schematic for proposed method-1



(a)



(b)



(c)

Fig-17: RTL schematic for proposed method-2

6.1 FIR Low Pass Filter output designed using Hamming and Rectangular window in MATLAB. The below Fig-18 represents the magnitude and phase response of Low Pass Filter designed using hamming windowing technique. Here, the cutoff frequency of the filter is 800 Hz approx.




Fig-18: FIR Low pass filter output using Hamming window



Table -1: Filter Coefficients generated using Hamming window

0.0010	0.0011	-0.0008	-0.0024	0.0002	0.0045	0.0021	-0.0069	-0.0072
0.0079	0.0156	-0.0048	-0.0271	-0.0059	-0.0399	0.0298	-0.0519	-0.0831
0.0603	0.3097	0.4357	0.3097	0.0603	-0.0831	-0.0519	0.0298	-0.0399
-0.0059	-0.0271	-0.0048	0.0156	0.0079	-0.0072	-0.0069	0.0021	0.0045
0.0002	-0.0024	-0.0008	0.0011	0.0010				




Fig-19: FIR Low Pass Filter output using rectangular window

Table-2: Filter Coefficients generated using rectangular window

0.008	0.0011	-0.0002	-0.0018	-0.0015	0.0017	0.0042	0.0012	-0.0058	-0.0073	0.0023	0.013
0.0085	-0.0122	-0.0236	-0.0032	0.0323	0.0345	-0.0182	-0.0740	-0.0428	0.1074	0.2939	0.378
0.2939	0.1074	-0.0428	-0.0740	-0.0182	0.0345	0.0323	-0.0032	-0.0032	-0.0236	-0.0122	0.0085
0.013	0.0023	-0.0073	-0.0058	0.0012	0.0042	0.0017	-0.0015	-0.0018	-0.0002	0.0011	0.008

### 6.2 Hardware Implementation of the Project

The designed QPSK modulator using Vedic multiplier and carry look-ahead adder is implemented on Spartan3 FPGA kit and the simulated digital output of QPSK is converted to analog waveform by connecting C4 to C21 which converts digital format into analog waveform and this analog output is seen in CRO as shown in the fig-20.




Fig-20: FPGA implementation of QPSK modulator proposed method-1



Fig- 21: Output of QPSK proposed method-1 on CRO

The QPSK modulation technique using multiplexer concept is implemented on Spartan3 FPGA board and the analog output waveform is observed in CRO.



Fig-22: FPGA Implementation of proposed method -2




Fig-23: Output of proposed method-2 on CRO

Table-3: Comparison of three modulation techniques in terms of frequency on Spartan-3 FPGA board.

Method	Maximum frequency of operation
Conventional QPSK method	146.803 MHZ
Proposed method-1	252.277 MHZ
Proposed method -2	343.389 MHZ

Table-4: Comparison of three modulation techniques in terms of Frequency on Spartan-6(ATlys) FPGA board.

Method	Maximum frequency of operation
Conventional QPSK method	291.911 MHZ
Proposed method-1	438.779 MHZ
Proposed method -2	446.100 MHZ

### 7. CONCLUSIONS

With the proposed methods 1 and 2 compared to conventional modulator design (using arithmetic adder and multiplier respectively) there is a great improvement in the throughput. In proposed method QPSK modulator-1 **Multiplier and LUT's are used for carrier generation and arithmetic multiplier, arithmetic adder is replaced by Vedic multiplier and carry look-ahead adder respectively.** In second method multiplexer concept is used to design QPSK modulator. All these methods are successfully simulated on Xilinx ISE 14.7 software and implemented in FPGA Spartan-3 board as well as Spartan 6 kit. The power consumption, timing and area utilization achieved in the proposed method QPSK modulator-2 also gives a high throughput as shown in Table 3&4.

The FIR LPF for proposed method-1 QPSK demodulator is designed by using Hamming and rectangular windowing technique in MATLAB, and demodulation results are obtained and the whole module is implemented on Spartan-3 XC3S400 and Spartan-6(ATLYS) FPGA hardware.

The designed QPSK modem using proposed method-1 and proposed method-2 gives better performance over conventional QPSK method and also these designed QPSK modem gives better results when implemented on Spartan-6(ATLYS) FPGA board compared to Spartan-3 FPGA kit.

### REFERENCES

[1] Prashant D. Thombare , Ameen M. Shah "Low Power QPSK Modulator on FPGA" International Journal of Advanced Research Computer Science and Software Engineering, Volume 4, Issue 1, January 2014.

[2] Poornima M. Patil, S. K., Shivukumar, S. K., & Sanjay. "Implementation of multiplier using Vedic algorithm" International Journal of and Exploring Engineering, 2(6), 219-22, .2013.

[3] Sowmiya, Nirmalkumar, Dr.S.Valarmathy, Karthick.S "Design Of Efficient Vedic Multiplier by the analysis of Adders", International Journal of Emerging Technology and Advanced Engineering, ISO 9001:2008 Certified Journal, Volume 3, Issue 1, January 2013.

[4] Mandadkar Mukesh, Lokhande Abhishek, Prof. R. R. Bhambar, "QPSK modulator and Demodulator using FPGA for SDR "International. Journal of Engineering Research and Applications, Vol. 4, Issue 4, Version 1,2 pp.394-397. April 2014.

[5] Simon Haykin "Communication Systems", Fourth Edition, PSN, 2008.

[6] Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", 2nd Edition, Prentice Hall, 2003.

[7] Mr. Swaroop A. Gandewar<sup>1</sup>, Prof. Mamta Sarde," Design of 8 Bit Vedic Multiplier for Real & Complex Numbers Using VHDL" International Journal of Engineering Research and Applications (IJERA), International Conference On Industrial Automation And Computing ICIAC- 12-13, April 2014.

[8] Patro Arun K., and KUNAL N. Dekate "A Transistor Level Analysis For A 8-Bit Vedic Multiplier." International Journal of Electronics Signals and Systems 1, no. 3, 2012.

[9] Preksha R. Kolankar, Swati V. Sakhare, "A review on FPGA Implementation of Low Power QPSK Modulator by using Hardware Co-Simulation" International Journal of Engineering Research and Applications, Vol. 4, Issue 2, Version 1, pp.458-461, February 2014.

### BIOGRAPHIES



Laxmi Dundappa Chougale completed B.E in Electronics & Communication and presently pursuing M.Tech in Digital Communication at MSRIT.



Mr. Umesharaddy, Asst. Professor, Dept. of Telecommunication MSRIT, currently pursuing Ph.D in VLSI and communication domain.