IRJET Volume: 02 Issue: 02 | May-2015 www.irjet.net

echnology (IRJET) e-ISSN: 2395-0056 p-ISSN: 2395-0072

Single precision Floating point ALU

¹Miss. Pradnya A. Shengale, Electronics and communication, Abha Gaikwad Patil College of Engineering and Technology, Nagpur, Maharastra, India

²Prof. Vidya Dahake, Electronics and communication, Abha Gaikwad Patil College of Engineering and Technology, Nagpur, Maharastra, India

³Prof. Mithilesh Mahendra, Electronics and communication, Abha Gaikwad Patil College of Engineering and Technology, Nagpur, Maharastra, India

Abstract:-Arithmetic is the basic operation in everyday life which include operation such as addition, subtraction, multiplication and division. To keep a check on the proper working on these arithmetic operation, Arithmetic logical unit is the most important element of a system (ALU). On the basis of number of clock cycles required in performing each arithmetic operation performance of the pipelined ALU will be checked out . Floating point representation is based on IEEE standard 754. A pipelined ALU is proposed in this paper simulating four arithmetic operations namely addition, subtraction, multiplication, division in the VHDL environment.

Keywords: ALU, Pipelining, IEEE standard 754, Single floating point precision, VHDL.

I. INTRODUCTION

The concept of floating-point representation over integer fixed-point numbers, which consist purely of significantis that expanding it with the exponent component achieves greater range. For example in order, to represent large values, e.g. all 39 decimal are needed to be place down to femtometre-resolution in order to determine the distance between two galaxies . But if the the best resolution is assumed in light years, only the 9 most significant decimal digits , where will importance as the remaining 30 digits purely carry noise, and thus can be safely avoided. The term floating point actually refers to the fact that a radix point of any number , (decimal point, or, more commonly in computers, binary point) can "float"; meaning that it can be laced anywhere in relation to the significant digits of the number. From the past few years a variety of floating-point representations have been utilized in computers. The most commonly referred representation is that which is defined by the IEEE 754 Standard, since 1990's.

II. LITERATURE SURVEY

In recent years, Floating-point numbers are widely adopted in many applications due to its high dynamic range and good robustness against quantization errors, capabilities. Floating-point representation is able to retain its resolution and accuracy. IEEE specified standard for floating-point representation is known as IEEE 754 standard. This standard specifies interchange and arithmetic formats and methods for binary and decimal floating-point arithmetic in computer programming environments.[IEEE 754-2008]

The main objective of implementation of floating point operation on reconfigurable hardware is to utilize less chip area with less combinational delay [Karan Gumber et.al, May 2012] which means less latency i.e. faster speed. A parameterizable floating point adder and multiplier implemented using the software-like language Handel-C, using the Xilinx XCV1000 FPGA, a five stages pipelined multiplier achieved 28MFlops [A. Jaenicke et. Al ,2001]. The hardware needed for the parallel 32-bit multiplier is approximately 3 times that of serial.

A single precision floating point multiplier that doesn"t support rounding modes can be implemented using a digit-serial multiplier [L. Louca et. al, 1996]. The ALU is a fundamental building block of the central processing unit of a computer, and even the simplest microprocessors contain one for purposes such as maintaining timers. By using pipeline with ALU design, ALU provides a high performance. With pipelining concept ALU execute multiple instructions simultaneously [Suchita Pare et. al, 20

<u>rmode</u>	Rounding Mode
0	Round to nearest even
1	Round to Zero
2	Round to +INF (UP)
3	Round to -INF (DOWN)

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

In IEEE 754, the IEEE has standardized the computer representation for binary floating-point numbers. Almost all modern machines follows this standard. It is an effort for the computer manufacturers to conform to a common representation and arithmetic convention for floating point data. The standard defines:

Volume: 02 Issue: 02 | May-2015

Arithmetic formats: binary and decimal floating-point data sets, which contains finite numbers (including signed zeros and subnormal numbers), infinities, and special "not a number" values (NANs)

Interchange formats: encodings (bit strings) that may be utilized to exchange floating-point data in a better and compact form.

- Rounding tiles: Satisfaction of certain properties requires during arithmetic and conversions to perform rounding of numbers
- Operations: arithmetic and other operations on arithmetic formats
- **Exception handing:** indications of conditions such as division by zero, overflow, etc.

A 32 bit word is required for the IEEE single precision floating point standard representation requires whose bits may be represented as numbered from 0 to 31, left to right. Figure 1 shows the format of single precision floating point.



ig 1. Single precision floating point

Sign bit indicate whether the number is positive or negative. If it is '1' then the number is negative and if it is '0' then the number is positive. "Exponent" is of 8 bit which provides the exponent range from E (min) =-126 to E (max) =127. The fractional part of a number is given by the Mantissa which is of 23 bit. The mantissa must not be confused with the significand. The leading "1" in the significand is made implicit.

III. FPU Architecture

Figure 2 gives the architecture of floating point unit. This is a simple single precision floating point unit. Two pre normalization units adjust the fractions. One does it for add and subtract operation, the other for multiply and divide operation. The FPU supports the following mode




Fig 2: FPU Architecture

IV. DESIGN METHODOLOGY

F

The FPU can perform a floating point operation every cycle. It will latch the operation type, rounding mode and operands and deliver a result four cycles later.

The FPU will never generate a SNAN output. The SNAN output is asserted when one of the operands was a signaling NAN (output will be a quiet NAN). When performing a floating point to integer conversion, the output (representing an integer) can take on forms of a NAN or INF, which are perfectly legal integers.

1 ADDITION/ SUBTRACTION

While adding the two floating point numbers, two cases may arise.

Case 1: when both the numbers are of same sign i.e. when both the numbers are either +ve or -ve. In this case MSB of both the numbers are either 1 or 0. Case II: when both the

Volume: 02 Issue: 02 | May-2015 www.irjet.net p-ISSN: 2395-0072

numbers are of different sign i.e. when one number is +ve and other number is -ve. In this case the MSB of one number is 1 and other is 0.

Case 2: When two numbers have different signs

Take two numbers Check the sign of the two two numbers . If the Sign of any of the two number is different then take the 2's complement of the respective number and then add the two numbers. Following are the algorithm to make addition and subtraction.




Fig.3: Flow chart for Addition / Division

2. MULTIPLICATION

Take the two normalized operands. Multiply thesignifcands. Then add the exponents and determine the sign .Normalise mantissa and update exponent. Find exception flags and determine also special values for over flow and underflow. The algorithm used for the multiplication is shown below.

e-ISSN: 2395-0056




Fig. 4Flow chart of single precision multiplication

3. DIVISION

Divide significands, subtract exponents, and determine sign. Normalise mantissa and update exponent. Find exception flags and determine also special values for over flow and underflow.

p-ISSN: 2395-0072

e-ISSN: 2395-0056

V. PROPOSED DESIGN:




Fig a :- Top level entity of proposed single precision FPU




Fig b:-Waveform of FPU 32 Bit.

VI. CONCLUSION AND FUTURE WORK

The Floating point Arithmetic and unit has been discussed and suitable algorithm has been developed to perform operation such as addition, subtraction, multiplication and division. The algorithm can be implemented in pipelined way to reduce the delay and increase the computation time for operation. The floating point numbers. IEEE 754 standard based floating point representation also can be used to operation like square root.

VII. REFERENCES

[1] Simulink HDL Coder 1; User"s Guide; 2006-2010 by the MathWorks, Inc.

[2] Hikmat N. Abdullah and Hussein A. Hadi "Designand Implementation of FPGA Based Software Defined Radio Using Simulink HDL Coder". Engineering and Technology ISSN 1681-6900 01/2010; Journal. Irag. (No.23):pp.6750-6767.

[3] B. K. Mishra, S. Save, R. Mane. A frame work for model based designing of analog circuits using Simulink. ICWET '11 Proceedings of the International Conference & Workshop on Emerging Trends in Technology. Pages 1225-1228:

[4]sign of FPGA based 32-bit Floating Point Arithmetic Unit and verification of its VHDL code using MATLAB ACM New York, NY, USA © 2011 ISBN: 978-1-4503-0449-8.

[5] Alejandro A. Valenzuela, Hikmat N. Abdullah. A Joint Matlab/FPGA Design of AM Receiver for Teaching Purposes. Electromagnetics and Network Theory and their Microwave Technology Applications 2011, pp 189-199. VIII. BIOGRAPHIES



Miss. Pradnya A. Shengale BE In Electronics-July-2002 from KITS, Ramtek, Nagpur University. Mtech 4th sem Electronics & Communication Engg. Interest Area :-VLSI, Wireless communication



Prof. Vidya Dahake BE and Mtech in Electronics from YCCE, Nagpur, RTMNU.-2014 Interest area:- VLSI, Embedded and Have published three no. of international papers in conference and one no. no. in international journal.



Prof. Mithilesh Mahendra BE and Mtech in Electronics Interest area:-VLSI, Embedded and Have published three no. of international papers in conference, two no. of national level conference paper and two no. of state level conference paper.