

DESIGN OF HIGH SPEED MODIFIED-GDI BASED CARRY SELECT ADDER

S V RajeshKumar¹, N Vamsi Praveen²

¹ PG Student, Department of ECE, Siddharth Institute of Engineering & Technology, A.P., India

² Assistant Professor, Department of ECE, Siddharth Institute of Engineering & Technology, A.P., India

Abstract - Addition is an inevitable operation for any high speed digital system, digital signal processing system. The primary issues in the design of adder cell are area, delay and power dissipation. Optimization of several devices for speed and power is a significant issue in low-voltage and low-power applications. In the proposed adder, the carry select (CS) operation is scheduled before the calculation of final-sum, which is different from the existing approach. An efficient CSLA design is obtained using optimized logic units. The proposed CSLA design involves significantly less area and delay than the recently proposed BEC-based CSLA. Due to the small carry-output delay, the proposed CSLA design is a good approach for square-root (SQRT) CSLA. These issues can be overcome by incorporating Gated Diffusion Input (GDI) technique. Modified GDI is a novel technique which is extension of GDI (gate diffusion input) technique for low power digital circuits design further to reduce the swing degradation problem. This paper presents logic style comparisons based on different logic functions and claimed modified Gate Diffusion Input logic (Mod-GDI) to be much more power-efficient than Gate Diffusion Input logic (GDI) and complementary CMOS logic design. This techniques allows reduction in power consumption, carry propagation delay and transistor count of the carry select adder. This technique can be used to reduce the number of transistors compared to existing SQRT CSLA, which gives that the usage of carry strength signals allows high-speed adders to be realized at lower cost as well as consuming less power than previous designs. Hence, the proposed architecture mainly concentrating on the area delay product (ADP) using modified GDI logic.

Key Words: High-speed adders, Modified GDI, ADP Product, and Low-Power design etc...

1. INTRODUCTION

Most of the VLSI applications, such as digital signal processing, image and video processing, and microprocessors, extensively use arithmetic operations. Addition, subtraction, multiplication, and multiply and accumulate (MAC) are examples of the most commonly used operations. All complex and simple digital multiplication is based on addition. An area efficient, fast and accurate operation of a digital system is largely

depends on the performance of the basic adders cells. Adders are very important component in digital system design because of their wide usage in these systems. Hence, to design a better architecture the basic adder blocks must have reduced delay, power consumption and area efficient architectures. The demand is of DSP style systems for both less delay time and less area requirement for designing the systems.

The CSLA is used in many computational systems to relieve the problem of carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. However, the CSLA is not area efficient because it uses multiple pairs of Ripple Carry Adders (RCA) configuration to generate partial sum and carry by considering carry input $C_{in}=0$ and $C_{in}=1$, then the final sum and carry are generated by the multiplexers (mux) based on selection lines. To overcome this problem BEC based CSLA was proposed. This architecture uses Binary to Excess-1 Converter (BEC) instead of RCA with $C_{in}=1$ in the regular CSLA to achieve lower area and power consumption. The main advantage of this BEC logic is it uses less number of logic resources than the regular CSLA structure. Since it uses one RCA propagation delay is more.




Fig -1: BEC based CSLA

Even though Adders using different implementations to achieve required performance, due to presence of RCA logic propagation delay is the major concern while designing more number of transistors fabricated on a single chip. Modified gate diffusion input (Mod-GDI) technique which is used to achieve area delay power (ADP) product significantly. Diffusion Input (GDI) is an advanced technique for low power digital design. This technique can be used to reduce power consumption, delay and number of transistors compared to Conventional CMOS design with better output logic swing. The standard CMOS and several different techniques for circuit design are compared with Modified GDI technique.

2. PROPOSED GDI BASED CSLA

The BEC-based CSLA involves less logic resources than the conventional CSLA due to eliminating redundant logic operations, but it has marginally higher delay. A CSLA based on common Boolean logic (CBL) is also proposed. The CBL-based CSLA involves significantly less logic resource than the conventional CSLA but it has longer

Carry Propagation Delay, which is almost equal to that of the RCA. To overcome this problem, a Sqrt-CSLA based on Common Boolean Logic. However, the CBL-based Sqrt-CSLA architecture requires more logic resource and delay than the BEC-based Sqrt-CSLA. We observe that optimization of logic largely depends on availability of redundant operations in the formulation, whereas adders delay mainly depends on data dependence. In the existing designs, logic is optimized without giving any importance to the data dependence. In this brief, we made an analysis on logic operations involved in BEC-based CSLA to study the data dependence and to identify redundant logic operations. Based on this analysis, we have proposed a logic formulation for the CSLA. The main involvements in this brief are logic formulation based on data dependence and optimized carry generator (CG) and CS design. Based on the proposed logic formulation based CSLA, we have derived an efficient logic design for CSLA. Due to optimized logic units of CS and CG units, the proposed CSLA involves significantly less ADP product than the existing CSLAs.




Fig -2: (a) existing CS adder design, where n is the input operand bit-width. (b) Gate-level design of the HSG. (c) Gate-level optimized design of (CG₀) for input-carry = 0. (d) Gate-level optimized design of (CG₁) for input-carry = 1. (e) Gate-level design of the CS unit. (f) Gate-level design of the final-sum generation (FSG) unit.

2.1 Basic GDI Cell

The basic GDI cell reminds one of the standard CMOS inverter, but there are some important differences. 1) The GDI cell contains three inputs: G (common gate input of nMOS and pMOS), P (input to the source/drain of pMOS), and N (input to the source/drain of nMOS). 2) Bulks of both nMOS and pMOS are connected to N or P

(respectively), so it can be arbitrarily biased at contrast with a CMOS inverter. The GDI cell structure is different from the existing PTL techniques. It must be remarked that not all of the functions are possible in standard p-well CMOS process but can be successfully implemented in twin-well CMOS or silicon on insulator (SOI) technologies.




Fig -3: Basic GDI cell

Power dissipation becomes most important consideration in high performance applications. Optimizations for basic logic gates are fundamental constraint in order to get better the performance of a variety of low power and high performance devices. A high-speed and multipurpose logic style for low power electronics design are known as Gate Diffusion Input (GDI), with reduced area and power requirements, and ease of implementing a wide variety of logic functions. But this basic Gate Diffusion Input (GDI) logic style suffers from some practical limitations like swing degradation, fabrication complexity in standard CMOS process and bulk connections. These limitations can be overcome by modified gate diffusion input (Mod-GDI) logic.




Fig-4: Modified GDI Cell

Comparison made with basic GDI cell, Modified GDI cell consist,

- i. A low voltage terminal (SP) configured to be connected to high constant voltage
- ii. A high voltage terminal (SN) configured to be connected to ground.

Including terminals, we can ensure that the Mod-GDI cell can be implemented with all current CMOS technologies. In Mod-GDI cell, the bulk node of all PMOS transistors are connected to VDD and bulk node of all NMOS transistors are connected to GND. Mod-GDI cell uses standard 4 terminal NMOS and PMOS transistors and it provides ease of implementation in all type of standard CMOS technology. Table-1 represents the various logic functions

which can be implemented with help of MOD-GDI cell for different input configuration. This arrangement of modified GDI cell provides reduction in both sub-threshold and leakage power compared to static CMOS gate. Mod-GDI is more suitable while designing of high speed, low power circuits by using reduced number of transistors as well as improved swing degradation and static power characteristics. The mod-GDI cell uses standard four-terminal NMOS and PMOS transistors and can be effortlessly implemented in all types of standard CMOS technology. The Mod-GDI cell be capable of as well implemented in all kinds of non-standard technologies twin-well CMOS technology, Silicon on Insulator (SOI) technology and Silicon on Sapphire (SOS) technology.

In Fig-2, Logic gates can be replaced by Mod-GDI cell to achieve high speed efficient carry select adder with low power consumption and less layout area. Each logic gates in SQRT CSLA is replaced by modified GDI logic cells. Performance comparison also done with SQRT CSLA and Mod-GDI based CSLA.

3. OBSERVATIONS


Table-1: Various logic Functions implemented with mod GDI cell

N	S _N	P	S _P	G	D	F UNCTIONS
0	0	1	1	A	A'	INVERTER
A	A	0	A	B	AB	AND
1	0	A	D	B	A+B	OR
A'	0	A	1	B	A'B+AB'	XOR
A	0	A'	1	B	AB+A'B'	XNOR
0	0	B	B	A	A'B	FUNCTION 1
B	0	1	1	A	A'+B	FUNCTION 2
C	0	B	1	A	A'B+AC	MUX

Table-2: Performance Analysis Table for various 16bit-Carry Select Adder

S.NO	TYPE	DELAY (ns)	AREA (µm ²)	ADP (µm ² -µs)
1	BEC based CSLA	16.204	2562.46	41.52
2	Logic Formulation CSLA	18.735	1923.82	36.04
3	Logic Formulation CSLA with mod GDI	10.426	1456.63	15.18

Chart-1: Performance Analysis Chart for various 16bit-Carry Select Adder



4. CONCLUSION

The new implementation of mod GDI is based on the logic formulation architecture, Mod-GDI gates lower the transistor count and in turn the silicon area required when compared to standard static CMOS and dynamic CMOS based designs. The sub threshold leakage power and tunneling leakage current of Mod-GDI gates is lower than the traditional CMOS logic styles. The problem of fabrication of GDI gates in standard nano-scale CMOS technology is overcome by connecting the sources of pMOS and nMOS to VDD and GND respectively, in Mod-GDI logic style. The mod GDI cell also improves swing degradation problem, which is the major problem in basic GDI cell. VDD and GND interconnect wires are not required because the Mod-GDI cell requires VDD and GND only to supply the body or bulks. This is in contrast to the majority previous implementations, which would still need VDD and GND to perform the operation. The comparison between our analysis and prior works shows that the mod GDI is one of this logic styles for low power digital design does provide many advantages. In short, the proposed Mod-GDI logic style based designs can be taken a better alternative in future.

5. REFERENCES

1. Basant Kumar Mohanty, Senior Member, IEEE, and Sujit Kumar Patel, "Area-Delay-Power Efficient Carry-Select Adder", *IEEE Transactions on Circuits and Systems—II: Express Briefs*, Vol. 61, No. 6, June 2014.
2. B. Ramkumar and H.M. Kittur, "Low-power and area-efficient carry-select adder", *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 2, pp. 371-375, Feb. 2012.
3. Pakkiraiah chakali et al, "A Novel low power and area efficient carry look ahead adder using GDI technique", *IJARCET*, Volume 1, Issue 5, July 2012.

4. B.Ramkumar, Harish M Kittur, P.Mahesh Kannan, "ASIC Implementation of Modified Faster Carry Save Adder", *European Journal of Scientific Research* ISSN 1450-216X Vol.42 No.1 (2010), pp.53-58.
5. K.Roy, S.Prasad, "Low-Power Cmos Vlsi Circuit Design", *Wiley India* 2009.
6. P. Chandrakasan And Robert W. Brodersen, Fellow, "Minimizing Power Consumption In Digital Cmos Circuits, Anantha", *Proceedings Of IEEE*, Vol. 83 No. 4, April 1995.
7. Arkadiy Morgenshtein, Alexander Fish, and Israel A. Wagner, "Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits", *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 10, No. 5, October 2002.
8. Padmanabhan Balasubramanian and Johince John, "Low Power Digital design using modified GDI method", 2006, IEEE.

6. BIOGRAPHIES



Rajeshkumar S V born in Chittoor India He has obtained his B Tech degree in Electronics and Communication from Panimalar Engineering College Chennai in 2012. Presently he is Pursuing his Masters degree in VLSI System Design of Electronics and Communication in Siddharth Institute of Engineering & Technology, Puttur, from 2013 to 2015. He is interested in Low power VLSI design. He is currently working on a project titled "Design of High Speed Modified GDI based Carry Select Adder" as a partial fulfilment of his M.Tech degree.



Vamsi Praveen N born at Andhrapradesh. He completed his B.Tech degree from GKCE, Sulerupeta, India in 2007, and M.Tech in 2011 from AITS, Rajampeta in VLSI System Design as specialization. He is currently working as a Assistant Professor in Department of ECE in Siddharth Institute of Engineering & Technology, Puttur, AP, India. Her research interest includes Low power design, VLSI design, and embedded design.