

Volume: 10 Special Issue: | Apr 2023

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

International Conference on Recent Trends in Engineering & Technology- 2023 (ICRTET-3)
Organised by: VSM College of Engineering, Ramachandrapuram

Analysis of Vedic Multiplier using Different Adder Topologies

Ms. T. Alekya¹, Mrs. Y. Jyothi²

¹Assistant Professor, 2Associate Professor Department of Electronics and Communication Engineering VSM College of Engineering, Ramachandrapuram

Abstract — Vedic based maths multiplier has history and high speed. Adder is one of the main tools used in this technology. The use of a fast tone enhances the overall Vedic performance. In this work, a comparative study is done using different integration methods in the Design Process with standard libraries at 32/28 nm. Different adder topologies are used such as Ripple Carry Adder (RCA), Carry Select Adder (CSA), Square Root Carry Select Adder (SQRT-CSA), Common Boolean Logic (CBL) and Binary to Excess One Converter (BEC) used to compare area, delay and power. Designs for 8-bit, 16-bit, 32-bit and 64-bit Vedic multipliers are made using the above adders. 64-bit Vedic multiplier using SQRT-CSA integrator was found to be about 5% faster than RCA-CSA and BEC, 75% faster than CBL and RCA.

Keywords:-Vedic Multiplier, RCA, CBL, BEC, CSA, SQRT-CSA, Multiplicative multiplier, Power, Delay, Area.

I. INTRODUCTION

Amplification is widely used in digital signal processing applications, so high amplification is necessary. This paper presents a system design approach for a fast and efficient network based on Vedic arithmetic [1]. The Multiplier Architecture is based on the Vertical and Crosswise algorithm of ancient Indian Vedic arithmetic. The fixed block used in the Vedic multiplier is a major source of delay in the entire development process.

This is what this document looks like. Part-II describes the principle for operation based on Vedic Algorithm. Part-III deals with different topologies. Part -IV deals with Comparative Analysis of Vedic Multipliers using different constructions followed by conclusion and references.

II. VEDIC ALGORITHM BASED MULTIPLICATION

A detailed description of Vedic multiplicity is presented in [1]. The basic formula is 2x2 Multiplier. For N x N multiplication, divide the multiplier and the multiplier into two parts, namely (N to N/2-1) and (N/2 to 1) fractions. For

example, if A=0000001010101101, divide 00000010 by 10101101. Likewise, if B=0010001110101011.

Then it is divisible by 00100011 and 10101011. Showing the divisions of A and AM and AL. For input B, it is divided into two parts BM and BL. A and B can be represented in AMAL and BMBL. The multiplication function between A and B can be expressed as:




Figure 1: Cross Multiplication Representations [1]

These sub-sections can be manufactured and assembled as described in [1]. The block diagram for 16x16 Multiplication based on Vedic technology as proposed in [1] is shown in Figure 2. The first function is a set of four 8x8 Multiplier based on Vedic technology.




Figure 2: Block Diagram for 16-bit Vedic Multiplication [1]

© 2023, IRJET

Impact Factor value: 8.226

ISO 9001:2008 Certified Journal

Page 50



Volume: 10 Special Issue: | Apr 2023

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

International Conference on Recent Trends in Engineering & Technology- 2023 (ICRTET-3)
Organised by: VSM College of Engineering, Ramachandrapuram

As it is known that the connector will be used in the intermediate calculation, so the speed and efficiency of the design will improve the overall development process. In the next section, other adder topologies used to generate the Vedic multiplier for different lengths are discussed.

III. DIFFERENT TOPOLOGIES FOR ADDER

In the literature, various adders have been developed such as Ripple Carry Adder (RCA) [2, 3], CSA [2, 4-11], CBL [2, 7] and SQRT-CSA, Modification of SQRT-CSA [6] available. A brief discussion of the above components is provided below for clarity.

RCA is the common interface where the address chain is joined from one level to another. In CSA, each stage has two ripple carriers and a set of amplifiers. Based on the initial load input, the sum of current and load is calculated for the next step. As the length of the input data increases, so does the number of CSA levels. In the CSA line, the same number of inputs are used in all phases. Later SQRT-CSA was introduced where the bit size for different steps is always added. The SQRT-CSA distribution was found to be better than the linear CSA.

Later SQRT-CSA was modified to convert CSA with Cin = 1 and BEC (Binary to Excess-1 Converter) [5, 6].

Let's take a look at the std_cell where you can stop the synthesis in the cell. The Vedic multiplier is used in adder-like topologies.

IV. COMPARATIVE ANALYSIS OF VEDIC MULTIPLIERS USING DIFFERENT ADDER ARCHITECTURE

In this section, we present a comparison of the delay, power and area of the Vedic number using different numbers in the 32/28nm digital Standard Cell Library by Brief Design Compiler. Important digital design principles, such as area, strength, and flexibility are calculated by Design Design. For this, we need the HDL code of the design and the network file associated with the desired technical node. Libraries of various Standards are provided by Brief for educational purposes. The files are in three formats .db ,lib and .v. In the design of the integrated format .db is required. The .lib format is a readable version of the .db format.

We calculated the area, power or delay for vedic multiplication using different numbers with input bit length. We generated HDL code for each module for the length of the input bit. Figures 3, 4 and 5 show the delay for the 32/28nm technology for HVT (High Voltage), RVT (Regular

Voltage), and LVT (Low Voltage) for 8 different factories -bit, 16- bit, 32-bit and 64-bit components. RVT is the same as the standard power rating (units in Word-seconds).




Figure 3: Delay of Vedic Multiplier using different Adders for HVT




Figure 4: Delay of Vedic Multiplier using different Adders for RVT

Volume: 10 Special Issue: | Apr 2023

www.irjet.net

International Conference on Recent Trends in Engineering & Technology- 2023 (ICRTET-3)

Organised by: VSM College of Engineering, Ramachandrapuram




Figure 5: Delay of Vedic Multiplier using different Adders for LVT

From the point of view of delay, it can be stated that as the length of the input increases, the Vedic multiplier based on SQRT-CSA performs better in all cases. Figures 6, 7 and 8 show the power dissipation of the 32/28 nm technology for HVT, RVT and LVT (units in microwatts).





Figure 6: Dynamic Power Dissipation of Vedic Multiplier for HVT



e-ISSN: 2395-0056

p-ISSN: 2395-0072

Figure 7: Dynamic Power Dissipation of Vedic Multiplier for **RVT**

From Figures 6,7, and 8, it can be concluded that as the input length increases, the RCA is followed by the CBL based Vedic multiplier.




Figure 8: Dynamic Power Dissipation of Vedic Multiplier for LVT

Volume: 10 Special Issue: | Apr 2023 www.irjet.net p-ISSN: 2395-0072

International Conference on Recent Trends in Engineering & Technology- 2023 (ICRTET-3)
Organised by: VSM College of Engineering, Ramachandrapuram






Figure 9: Area of Vedic Multiplier using different Adders



From Number 9, it can be said as follows the longer the input, the more efficient the modified SQRT-based BEC is compared to other architectures of the integrator.

Power leakage analysis is shown in Fig.10 for different architectures of 8-bit, 16-bit, 32-bit and 64-bit adder (units in Microwatt). BEC performance is better than others such as CSA, CBL,SQRT-CSA.



e-ISSN: 2395-0056

Figure 10: Leakage Power of Vedic Multiplier using different Adders

V. CONCLUSION

A comparative analysis of Vedic synthesis using different definitions is presented in this paper. The measurement parameters are delay, area and strength (tightness and leakage) using a standard digital database.

Regarding delay: 8-bit Vedic multiplier with CBL adder is about 5% faster than SQRT-CSA, RCA-CSA, RCA and 20% faster than BEC.

16-bit Vedic multiplier using CBL adder is about 10% faster than SQRT-CSA and RCA-CSA and 30% faster than BEC and RCA.

32-bit Vedic multiplier using SQRT-CSA integrator is about 5% faster than RCA-CSA and 10% faster than BEC, and 40% faster than CBL and RCA.

64-bit Vedic multiplier using SQRT-CSA adder is about 5% faster than RCA-CSA and BEC, 75% faster than CBL and RCA.



Volume: 10 Special Issue: | Apr 2023

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072

International Conference on Recent Trends in Engineering & Technology- 2023 (ICRTET-3)
Organised by: VSM College of Engineering, Ramachandrapuram

About power consumption: RCA uses about 20% less power than CBL, 35% less than BEC, 65% less than RCA-CSA and 80% less smaller than SQRT-CSA.

For Area: RCA should be about 10% less than CBL, 20% less than BEC, 30% less than RCA-CSA and 40% less than SQRT-CSA.

Leakage Capacity: 15% more than RCA or BEC, 25% more than CBL, 30% less than RCA-CSA and 460% more than SQRT-CSA.

So depending on the requirements we can choose to add accordingly. A different search can be done on different addresses for the same call on different technology nodes.

VI. REFERENCES

S. Akhter, "VHDL Implementation of Fast NxN Multiplier Based on Vedic Mathematic", Proc. of 18th European Conference on Circuit Theory and Design (ECCTD), pp. 472-475, Aug. 2007.

Vikas K. Saini, Shamim Akhter, and Tanuj Chauhan, "Implementation, Test Pattern Generation, and Comparative Analysis of Different Adder Circuits", VLSI Design, Vol. 2016, Article ID 1260879, 8 pages, 2016. doi:10.1155/2016/1260879.

N. H. E. Weste, D. Harris, and A. Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", Pearson Education, 3rd Edition, 2005.

Basant Kumar Mohanty and Sujit Kumar Patel "Area-Delay-Power Efficient Carry-Select Adder", IEEE Transaction On Circuits and Systems-II Express Briefs, Vol-61, No.6, June 2014.

O. J. Bedrij, "Carry-select adder," IEEE IRE Transactions on Electronic Computers, Vol: EC – 11, pp. 340–344, 1962.

S.Akhter, S. Chaturvedi, and K.Pardhasardi, "CMOS Implementation of Efficient 16-Bit Square Root Carry-Select Adder",2nd International Conference on Signal Processing and Integrated Networks (SPIN), India, Noida, pp. 891 – 896, Feb 2015.

B. Ramkumar, and H. M. Kittur, "Low-Power and Area-Efficient Carry Select Adder", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 20, No. 2, pp. 371-375, Feb. 2012.

G.Singh, "Design of Low Area and Low Power Modified 32-BIT Square Root Carry Select Adder", International Journal of Engineering Research and General Science Vol 2, No. 4, pp-422-431, 2014.

I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin, and Chien-Chang PengAn "Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term", International Multiconference of Engineers and Computer Scientists, Vol 2, March 2012.

Yajuan He, Chip-Hong Chang and Jiangmin Gu "An Area Efficient 64- bit Square Root Carry-select Adder for Low Power Applications", IEEE International Symposium on Circuits and Systems", Vol.4, pp.4082 – 4085, May 2005.

V. Kokilavani, K. Preethi, and P. Balasubramanian "FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders", Advances in Electronics, Volume 2015, Article ID 713843, 13 pages doi:/10.1155/2015/713843.